Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/X86/isel-fp-to-sint-x87.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

496 lines
17 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; NOTE: Fast Isel is not added because it does not support x87 stores.
; RUN: llc < %s -mtriple=x86_64-- -mattr=+x87,-sse,-sse2 -global-isel=0 | FileCheck %s --check-prefixes X64,SDAG-X64
; RUN: llc < %s -mtriple=x86_64-- -mattr=+x87,-sse,-sse2 -global-isel -global-isel-abort=1 | FileCheck %s --check-prefixes X64,GISEL-X64
; RUN: llc < %s -mtriple=i686-- -mattr=+x87,-sse,-sse2 -global-isel=0 | FileCheck %s --check-prefixes X86,SDAG-X86
; TODO: The last RUN line fails GISEL for f64/double cases and will fallback to DAG due to lack of support for
; loads/stores in X86 mode, support is expected soon enough, for this reason the isel-fp64-to-sint-x86.mir test is added.
; RUN: llc < %s -mtriple=i686-- -mattr=+x87,-sse,-sse2 -global-isel -global-isel-abort=2 | FileCheck %s --check-prefixes X86,GISEL-X86
define i8 @test_float_to_int8(float %input) nounwind {
; SDAG-X64-LABEL: test_float_to_int8:
; SDAG-X64: # %bb.0: # %entry
; SDAG-X64-NEXT: flds {{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; SDAG-X64-NEXT: orl $3072, %eax # imm = 0xC00
; SDAG-X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: fistps -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: movzbl -{{[0-9]+}}(%rsp), %eax
; SDAG-X64-NEXT: retq
;
; GISEL-X64-LABEL: test_float_to_int8:
; GISEL-X64: # %bb.0: # %entry
; GISEL-X64-NEXT: flds {{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; GISEL-X64-NEXT: orl $3072, %eax # imm = 0xC00
; GISEL-X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: fistps -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; GISEL-X64-NEXT: # kill: def $al killed $al killed $ax
; GISEL-X64-NEXT: retq
;
; SDAG-X86-LABEL: test_float_to_int8:
; SDAG-X86: # %bb.0: # %entry
; SDAG-X86-NEXT: subl $8, %esp
; SDAG-X86-NEXT: flds {{[0-9]+}}(%esp)
; SDAG-X86-NEXT: fnstcw {{[0-9]+}}(%esp)
; SDAG-X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; SDAG-X86-NEXT: orl $3072, %eax # imm = 0xC00
; SDAG-X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; SDAG-X86-NEXT: fldcw {{[0-9]+}}(%esp)
; SDAG-X86-NEXT: fistps {{[0-9]+}}(%esp)
; SDAG-X86-NEXT: fldcw {{[0-9]+}}(%esp)
; SDAG-X86-NEXT: movzbl {{[0-9]+}}(%esp), %eax
; SDAG-X86-NEXT: addl $8, %esp
; SDAG-X86-NEXT: retl
;
; GISEL-X86-LABEL: test_float_to_int8:
; GISEL-X86: # %bb.0: # %entry
; GISEL-X86-NEXT: subl $8, %esp
; GISEL-X86-NEXT: flds {{[0-9]+}}(%esp)
; GISEL-X86-NEXT: fnstcw {{[0-9]+}}(%esp)
; GISEL-X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; GISEL-X86-NEXT: orl $3072, %eax # imm = 0xC00
; GISEL-X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; GISEL-X86-NEXT: fldcw {{[0-9]+}}(%esp)
; GISEL-X86-NEXT: fistps {{[0-9]+}}(%esp)
; GISEL-X86-NEXT: fldcw {{[0-9]+}}(%esp)
; GISEL-X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; GISEL-X86-NEXT: # kill: def $al killed $al killed $ax
; GISEL-X86-NEXT: addl $8, %esp
; GISEL-X86-NEXT: retl
entry:
%conv = fptosi float %input to i8
ret i8 %conv
}
define i8 @test_longdouble_to_int8(x86_fp80 %input) nounwind {
; SDAG-X64-LABEL: test_longdouble_to_int8:
; SDAG-X64: # %bb.0: # %entry
; SDAG-X64-NEXT: fldt {{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; SDAG-X64-NEXT: orl $3072, %eax # imm = 0xC00
; SDAG-X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: fistps -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: movzbl -{{[0-9]+}}(%rsp), %eax
; SDAG-X64-NEXT: retq
;
; GISEL-X64-LABEL: test_longdouble_to_int8:
; GISEL-X64: # %bb.0: # %entry
; GISEL-X64-NEXT: fldt {{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; GISEL-X64-NEXT: orl $3072, %eax # imm = 0xC00
; GISEL-X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: fistps -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; GISEL-X64-NEXT: # kill: def $al killed $al killed $ax
; GISEL-X64-NEXT: retq
;
; SDAG-X86-LABEL: test_longdouble_to_int8:
; SDAG-X86: # %bb.0: # %entry
; SDAG-X86-NEXT: subl $8, %esp
; SDAG-X86-NEXT: fldt {{[0-9]+}}(%esp)
; SDAG-X86-NEXT: fnstcw {{[0-9]+}}(%esp)
; SDAG-X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; SDAG-X86-NEXT: orl $3072, %eax # imm = 0xC00
; SDAG-X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; SDAG-X86-NEXT: fldcw {{[0-9]+}}(%esp)
; SDAG-X86-NEXT: fistps {{[0-9]+}}(%esp)
; SDAG-X86-NEXT: fldcw {{[0-9]+}}(%esp)
; SDAG-X86-NEXT: movzbl {{[0-9]+}}(%esp), %eax
; SDAG-X86-NEXT: addl $8, %esp
; SDAG-X86-NEXT: retl
;
; GISEL-X86-LABEL: test_longdouble_to_int8:
; GISEL-X86: # %bb.0: # %entry
; GISEL-X86-NEXT: subl $8, %esp
; GISEL-X86-NEXT: fldt {{[0-9]+}}(%esp)
; GISEL-X86-NEXT: fnstcw {{[0-9]+}}(%esp)
; GISEL-X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; GISEL-X86-NEXT: orl $3072, %eax # imm = 0xC00
; GISEL-X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; GISEL-X86-NEXT: fldcw {{[0-9]+}}(%esp)
; GISEL-X86-NEXT: fistps {{[0-9]+}}(%esp)
; GISEL-X86-NEXT: fldcw {{[0-9]+}}(%esp)
; GISEL-X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; GISEL-X86-NEXT: # kill: def $al killed $al killed $ax
; GISEL-X86-NEXT: addl $8, %esp
; GISEL-X86-NEXT: retl
entry:
%conv = fptosi x86_fp80 %input to i8
ret i8 %conv
}
define i16 @test_float_to_int16(float %input) nounwind {
; X64-LABEL: test_float_to_int16:
; X64: # %bb.0: # %entry
; X64-NEXT: flds {{[0-9]+}}(%rsp)
; X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: orl $3072, %eax # imm = 0xC00
; X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: fistps -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: retq
;
; X86-LABEL: test_float_to_int16:
; X86: # %bb.0: # %entry
; X86-NEXT: subl $8, %esp
; X86-NEXT: flds {{[0-9]+}}(%esp)
; X86-NEXT: fnstcw {{[0-9]+}}(%esp)
; X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; X86-NEXT: orl $3072, %eax # imm = 0xC00
; X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: fistps {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; X86-NEXT: addl $8, %esp
; X86-NEXT: retl
entry:
%conv = fptosi float %input to i16
ret i16 %conv
}
define i16 @test_longdouble_to_int16(x86_fp80 %input) nounwind {
; X64-LABEL: test_longdouble_to_int16:
; X64: # %bb.0: # %entry
; X64-NEXT: fldt {{[0-9]+}}(%rsp)
; X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: orl $3072, %eax # imm = 0xC00
; X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: fistps -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: retq
;
; X86-LABEL: test_longdouble_to_int16:
; X86: # %bb.0: # %entry
; X86-NEXT: subl $8, %esp
; X86-NEXT: fldt {{[0-9]+}}(%esp)
; X86-NEXT: fnstcw {{[0-9]+}}(%esp)
; X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; X86-NEXT: orl $3072, %eax # imm = 0xC00
; X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: fistps {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; X86-NEXT: addl $8, %esp
; X86-NEXT: retl
entry:
%conv = fptosi x86_fp80 %input to i16
ret i16 %conv
}
define i32 @test_float_to_int32(float %input) nounwind {
; X64-LABEL: test_float_to_int32:
; X64: # %bb.0: # %entry
; X64-NEXT: flds {{[0-9]+}}(%rsp)
; X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: orl $3072, %eax # imm = 0xC00
; X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: fistpl -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: retq
;
; X86-LABEL: test_float_to_int32:
; X86: # %bb.0: # %entry
; X86-NEXT: subl $8, %esp
; X86-NEXT: flds {{[0-9]+}}(%esp)
; X86-NEXT: fnstcw (%esp)
; X86-NEXT: movzwl (%esp), %eax
; X86-NEXT: orl $3072, %eax # imm = 0xC00
; X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: fistpl {{[0-9]+}}(%esp)
; X86-NEXT: fldcw (%esp)
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
; X86-NEXT: addl $8, %esp
; X86-NEXT: retl
entry:
%conv = fptosi float %input to i32
ret i32 %conv
}
define i32 @test_longdouble_to_int32(x86_fp80 %input) nounwind {
; X64-LABEL: test_longdouble_to_int32:
; X64: # %bb.0: # %entry
; X64-NEXT: fldt {{[0-9]+}}(%rsp)
; X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: orl $3072, %eax # imm = 0xC00
; X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: fistpl -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: retq
;
; X86-LABEL: test_longdouble_to_int32:
; X86: # %bb.0: # %entry
; X86-NEXT: subl $8, %esp
; X86-NEXT: fldt {{[0-9]+}}(%esp)
; X86-NEXT: fnstcw (%esp)
; X86-NEXT: movzwl (%esp), %eax
; X86-NEXT: orl $3072, %eax # imm = 0xC00
; X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: fistpl {{[0-9]+}}(%esp)
; X86-NEXT: fldcw (%esp)
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
; X86-NEXT: addl $8, %esp
; X86-NEXT: retl
entry:
%conv = fptosi x86_fp80 %input to i32
ret i32 %conv
}
define i64 @test_float_to_int64(float %input) nounwind {
; X64-LABEL: test_float_to_int64:
; X64: # %bb.0: # %entry
; X64-NEXT: flds {{[0-9]+}}(%rsp)
; X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: orl $3072, %eax # imm = 0xC00
; X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: fistpll -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax
; X64-NEXT: retq
;
; X86-LABEL: test_float_to_int64:
; X86: # %bb.0: # %entry
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-8, %esp
; X86-NEXT: subl $16, %esp
; X86-NEXT: flds 8(%ebp)
; X86-NEXT: fnstcw {{[0-9]+}}(%esp)
; X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; X86-NEXT: orl $3072, %eax # imm = 0xC00
; X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: fistpll {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
; X86-NEXT: movl {{[0-9]+}}(%esp), %edx
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
entry:
%conv = fptosi float %input to i64
ret i64 %conv
}
define i64 @test_longdouble_to_int64(x86_fp80 %input) nounwind {
; X64-LABEL: test_longdouble_to_int64:
; X64: # %bb.0: # %entry
; X64-NEXT: fldt {{[0-9]+}}(%rsp)
; X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: orl $3072, %eax # imm = 0xC00
; X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: fistpll -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax
; X64-NEXT: retq
;
; X86-LABEL: test_longdouble_to_int64:
; X86: # %bb.0: # %entry
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-8, %esp
; X86-NEXT: subl $16, %esp
; X86-NEXT: fldt 8(%ebp)
; X86-NEXT: fnstcw {{[0-9]+}}(%esp)
; X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; X86-NEXT: orl $3072, %eax # imm = 0xC00
; X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: fistpll {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
; X86-NEXT: movl {{[0-9]+}}(%esp), %edx
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
entry:
%conv = fptosi x86_fp80 %input to i64
ret i64 %conv
}
define i8 @test_double_to_int8(double %input) nounwind {
; SDAG-X64-LABEL: test_double_to_int8:
; SDAG-X64: # %bb.0: # %entry
; SDAG-X64-NEXT: fldl {{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; SDAG-X64-NEXT: orl $3072, %eax # imm = 0xC00
; SDAG-X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: fistps -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; SDAG-X64-NEXT: movzbl -{{[0-9]+}}(%rsp), %eax
; SDAG-X64-NEXT: retq
;
; GISEL-X64-LABEL: test_double_to_int8:
; GISEL-X64: # %bb.0: # %entry
; GISEL-X64-NEXT: fldl {{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; GISEL-X64-NEXT: orl $3072, %eax # imm = 0xC00
; GISEL-X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: fistps -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; GISEL-X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; GISEL-X64-NEXT: # kill: def $al killed $al killed $ax
; GISEL-X64-NEXT: retq
;
; X86-LABEL: test_double_to_int8:
; X86: # %bb.0: # %entry
; X86-NEXT: subl $8, %esp
; X86-NEXT: fldl {{[0-9]+}}(%esp)
; X86-NEXT: fnstcw {{[0-9]+}}(%esp)
; X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; X86-NEXT: orl $3072, %eax # imm = 0xC00
; X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: fistps {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: movzbl {{[0-9]+}}(%esp), %eax
; X86-NEXT: addl $8, %esp
; X86-NEXT: retl
entry:
%conv = fptosi double %input to i8
ret i8 %conv
}
define i16 @test_double_to_int16(double %input) nounwind {
; X64-LABEL: test_double_to_int16:
; X64: # %bb.0: # %entry
; X64-NEXT: fldl {{[0-9]+}}(%rsp)
; X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: orl $3072, %eax # imm = 0xC00
; X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: fistps -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: retq
;
; X86-LABEL: test_double_to_int16:
; X86: # %bb.0: # %entry
; X86-NEXT: subl $8, %esp
; X86-NEXT: fldl {{[0-9]+}}(%esp)
; X86-NEXT: fnstcw {{[0-9]+}}(%esp)
; X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; X86-NEXT: orl $3072, %eax # imm = 0xC00
; X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: fistps {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; X86-NEXT: addl $8, %esp
; X86-NEXT: retl
entry:
%conv = fptosi double %input to i16
ret i16 %conv
}
define i32 @test_double_to_int32(double %input) nounwind {
; X64-LABEL: test_double_to_int32:
; X64: # %bb.0: # %entry
; X64-NEXT: fldl {{[0-9]+}}(%rsp)
; X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: orl $3072, %eax # imm = 0xC00
; X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: fistpl -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: retq
;
; X86-LABEL: test_double_to_int32:
; X86: # %bb.0: # %entry
; X86-NEXT: subl $8, %esp
; X86-NEXT: fldl {{[0-9]+}}(%esp)
; X86-NEXT: fnstcw (%esp)
; X86-NEXT: movzwl (%esp), %eax
; X86-NEXT: orl $3072, %eax # imm = 0xC00
; X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: fistpl {{[0-9]+}}(%esp)
; X86-NEXT: fldcw (%esp)
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
; X86-NEXT: addl $8, %esp
; X86-NEXT: retl
entry:
%conv = fptosi double %input to i32
ret i32 %conv
}
define i64 @test_double_to_int64(double %input) nounwind {
; X64-LABEL: test_double_to_int64:
; X64: # %bb.0: # %entry
; X64-NEXT: fldl {{[0-9]+}}(%rsp)
; X64-NEXT: fnstcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movzwl -{{[0-9]+}}(%rsp), %eax
; X64-NEXT: orl $3072, %eax # imm = 0xC00
; X64-NEXT: movw %ax, -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: fistpll -{{[0-9]+}}(%rsp)
; X64-NEXT: fldcw -{{[0-9]+}}(%rsp)
; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rax
; X64-NEXT: retq
;
; X86-LABEL: test_double_to_int64:
; X86: # %bb.0: # %entry
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-8, %esp
; X86-NEXT: subl $16, %esp
; X86-NEXT: fldl 8(%ebp)
; X86-NEXT: fnstcw {{[0-9]+}}(%esp)
; X86-NEXT: movzwl {{[0-9]+}}(%esp), %eax
; X86-NEXT: orl $3072, %eax # imm = 0xC00
; X86-NEXT: movw %ax, {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: fistpll {{[0-9]+}}(%esp)
; X86-NEXT: fldcw {{[0-9]+}}(%esp)
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
; X86-NEXT: movl {{[0-9]+}}(%esp), %edx
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl
entry:
%conv = fptosi double %input to i64
ret i64 %conv
}