derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
308 lines
12 KiB
ArmAsm
308 lines
12 KiB
ArmAsm
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme < %s \
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
|
|
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme < %s \
|
|
// RUN: | llvm-objdump -d --mattr=+sme - | FileCheck %s --check-prefix=CHECK-INST
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme < %s \
|
|
// RUN: | llvm-objdump -d --mattr=-sme - | FileCheck %s --check-prefix=CHECK-UNKNOWN
|
|
// Disassemble encoding and check the re-encoding (-show-encoding) matches.
|
|
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme < %s \
|
|
// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
|
|
// RUN: | llvm-mc -triple=aarch64 -mattr=+sme -disassemble -show-encoding \
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Horizontal
|
|
|
|
st1q {za0h.q[w12, 0]}, p0, [x0, x0, lsl #4]
|
|
// CHECK-INST: st1q {za0h.q[w12, 0]}, p0, [x0, x0, lsl #4]
|
|
// CHECK-ENCODING: [0x00,0x00,0xe0,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e00000 <unknown>
|
|
|
|
st1q {za5h.q[w14, 0]}, p5, [x10, x21, lsl #4]
|
|
// CHECK-INST: st1q {za5h.q[w14, 0]}, p5, [x10, x21, lsl #4]
|
|
// CHECK-ENCODING: [0x45,0x55,0xf5,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1f55545 <unknown>
|
|
|
|
st1q {za7h.q[w15, 0]}, p3, [x13, x8, lsl #4]
|
|
// CHECK-INST: st1q {za7h.q[w15, 0]}, p3, [x13, x8, lsl #4]
|
|
// CHECK-ENCODING: [0xa7,0x6d,0xe8,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e86da7 <unknown>
|
|
|
|
st1q {za15h.q[w15, 0]}, p7, [sp]
|
|
// CHECK-INST: st1q {za15h.q[w15, 0]}, p7, [sp]
|
|
// CHECK-ENCODING: [0xef,0x7f,0xff,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1ff7fef <unknown>
|
|
|
|
st1q {za5h.q[w12, 0]}, p3, [x17, x16, lsl #4]
|
|
// CHECK-INST: st1q {za5h.q[w12, 0]}, p3, [x17, x16, lsl #4]
|
|
// CHECK-ENCODING: [0x25,0x0e,0xf0,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1f00e25 <unknown>
|
|
|
|
st1q {za1h.q[w12, 0]}, p1, [x1, x30, lsl #4]
|
|
// CHECK-INST: st1q {za1h.q[w12, 0]}, p1, [x1, x30, lsl #4]
|
|
// CHECK-ENCODING: [0x21,0x04,0xfe,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1fe0421 <unknown>
|
|
|
|
st1q {za8h.q[w14, 0]}, p5, [x19, x20, lsl #4]
|
|
// CHECK-INST: st1q {za8h.q[w14, 0]}, p5, [x19, x20, lsl #4]
|
|
// CHECK-ENCODING: [0x68,0x56,0xf4,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1f45668 <unknown>
|
|
|
|
st1q {za0h.q[w12, 0]}, p6, [x12, x2, lsl #4]
|
|
// CHECK-INST: st1q {za0h.q[w12, 0]}, p6, [x12, x2, lsl #4]
|
|
// CHECK-ENCODING: [0x80,0x19,0xe2,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e21980 <unknown>
|
|
|
|
st1q {za1h.q[w14, 0]}, p2, [x1, x26, lsl #4]
|
|
// CHECK-INST: st1q {za1h.q[w14, 0]}, p2, [x1, x26, lsl #4]
|
|
// CHECK-ENCODING: [0x21,0x48,0xfa,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1fa4821 <unknown>
|
|
|
|
st1q {za13h.q[w12, 0]}, p2, [x22, x30, lsl #4]
|
|
// CHECK-INST: st1q {za13h.q[w12, 0]}, p2, [x22, x30, lsl #4]
|
|
// CHECK-ENCODING: [0xcd,0x0a,0xfe,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1fe0acd <unknown>
|
|
|
|
st1q {za2h.q[w15, 0]}, p5, [x9, x1, lsl #4]
|
|
// CHECK-INST: st1q {za2h.q[w15, 0]}, p5, [x9, x1, lsl #4]
|
|
// CHECK-ENCODING: [0x22,0x75,0xe1,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e17522 <unknown>
|
|
|
|
st1q {za7h.q[w13, 0]}, p2, [x12, x11, lsl #4]
|
|
// CHECK-INST: st1q {za7h.q[w13, 0]}, p2, [x12, x11, lsl #4]
|
|
// CHECK-ENCODING: [0x87,0x29,0xeb,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1eb2987 <unknown>
|
|
|
|
st1q za0h.q[w12, 0], p0, [x0, x0, lsl #4]
|
|
// CHECK-INST: st1q {za0h.q[w12, 0]}, p0, [x0, x0, lsl #4]
|
|
// CHECK-ENCODING: [0x00,0x00,0xe0,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e00000 <unknown>
|
|
|
|
st1q za5h.q[w14, 0], p5, [x10, x21, lsl #4]
|
|
// CHECK-INST: st1q {za5h.q[w14, 0]}, p5, [x10, x21, lsl #4]
|
|
// CHECK-ENCODING: [0x45,0x55,0xf5,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1f55545 <unknown>
|
|
|
|
st1q za7h.q[w15, 0], p3, [x13, x8, lsl #4]
|
|
// CHECK-INST: st1q {za7h.q[w15, 0]}, p3, [x13, x8, lsl #4]
|
|
// CHECK-ENCODING: [0xa7,0x6d,0xe8,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e86da7 <unknown>
|
|
|
|
st1q za15h.q[w15, 0], p7, [sp]
|
|
// CHECK-INST: st1q {za15h.q[w15, 0]}, p7, [sp]
|
|
// CHECK-ENCODING: [0xef,0x7f,0xff,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1ff7fef <unknown>
|
|
|
|
st1q za5h.q[w12, 0], p3, [x17, x16, lsl #4]
|
|
// CHECK-INST: st1q {za5h.q[w12, 0]}, p3, [x17, x16, lsl #4]
|
|
// CHECK-ENCODING: [0x25,0x0e,0xf0,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1f00e25 <unknown>
|
|
|
|
st1q za1h.q[w12, 0], p1, [x1, x30, lsl #4]
|
|
// CHECK-INST: st1q {za1h.q[w12, 0]}, p1, [x1, x30, lsl #4]
|
|
// CHECK-ENCODING: [0x21,0x04,0xfe,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1fe0421 <unknown>
|
|
|
|
st1q za8h.q[w14, 0], p5, [x19, x20, lsl #4]
|
|
// CHECK-INST: st1q {za8h.q[w14, 0]}, p5, [x19, x20, lsl #4]
|
|
// CHECK-ENCODING: [0x68,0x56,0xf4,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1f45668 <unknown>
|
|
|
|
st1q za0h.q[w12, 0], p6, [x12, x2, lsl #4]
|
|
// CHECK-INST: st1q {za0h.q[w12, 0]}, p6, [x12, x2, lsl #4]
|
|
// CHECK-ENCODING: [0x80,0x19,0xe2,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e21980 <unknown>
|
|
|
|
st1q za1h.q[w14, 0], p2, [x1, x26, lsl #4]
|
|
// CHECK-INST: st1q {za1h.q[w14, 0]}, p2, [x1, x26, lsl #4]
|
|
// CHECK-ENCODING: [0x21,0x48,0xfa,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1fa4821 <unknown>
|
|
|
|
st1q za13h.q[w12, 0], p2, [x22, x30, lsl #4]
|
|
// CHECK-INST: st1q {za13h.q[w12, 0]}, p2, [x22, x30, lsl #4]
|
|
// CHECK-ENCODING: [0xcd,0x0a,0xfe,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1fe0acd <unknown>
|
|
|
|
st1q za2h.q[w15, 0], p5, [x9, x1, lsl #4]
|
|
// CHECK-INST: st1q {za2h.q[w15, 0]}, p5, [x9, x1, lsl #4]
|
|
// CHECK-ENCODING: [0x22,0x75,0xe1,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e17522 <unknown>
|
|
|
|
st1q za7h.q[w13, 0], p2, [x12, x11, lsl #4]
|
|
// CHECK-INST: st1q {za7h.q[w13, 0]}, p2, [x12, x11, lsl #4]
|
|
// CHECK-ENCODING: [0x87,0x29,0xeb,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1eb2987 <unknown>
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Vertical
|
|
|
|
st1q {za0v.q[w12, 0]}, p0, [x0, x0, lsl #4]
|
|
// CHECK-INST: st1q {za0v.q[w12, 0]}, p0, [x0, x0, lsl #4]
|
|
// CHECK-ENCODING: [0x00,0x80,0xe0,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e08000 <unknown>
|
|
|
|
st1q {za5v.q[w14, 0]}, p5, [x10, x21, lsl #4]
|
|
// CHECK-INST: st1q {za5v.q[w14, 0]}, p5, [x10, x21, lsl #4]
|
|
// CHECK-ENCODING: [0x45,0xd5,0xf5,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1f5d545 <unknown>
|
|
|
|
st1q {za7v.q[w15, 0]}, p3, [x13, x8, lsl #4]
|
|
// CHECK-INST: st1q {za7v.q[w15, 0]}, p3, [x13, x8, lsl #4]
|
|
// CHECK-ENCODING: [0xa7,0xed,0xe8,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e8eda7 <unknown>
|
|
|
|
st1q {za15v.q[w15, 0]}, p7, [sp]
|
|
// CHECK-INST: st1q {za15v.q[w15, 0]}, p7, [sp]
|
|
// CHECK-ENCODING: [0xef,0xff,0xff,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1ffffef <unknown>
|
|
|
|
st1q {za5v.q[w12, 0]}, p3, [x17, x16, lsl #4]
|
|
// CHECK-INST: st1q {za5v.q[w12, 0]}, p3, [x17, x16, lsl #4]
|
|
// CHECK-ENCODING: [0x25,0x8e,0xf0,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1f08e25 <unknown>
|
|
|
|
st1q {za1v.q[w12, 0]}, p1, [x1, x30, lsl #4]
|
|
// CHECK-INST: st1q {za1v.q[w12, 0]}, p1, [x1, x30, lsl #4]
|
|
// CHECK-ENCODING: [0x21,0x84,0xfe,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1fe8421 <unknown>
|
|
|
|
st1q {za8v.q[w14, 0]}, p5, [x19, x20, lsl #4]
|
|
// CHECK-INST: st1q {za8v.q[w14, 0]}, p5, [x19, x20, lsl #4]
|
|
// CHECK-ENCODING: [0x68,0xd6,0xf4,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1f4d668 <unknown>
|
|
|
|
st1q {za0v.q[w12, 0]}, p6, [x12, x2, lsl #4]
|
|
// CHECK-INST: st1q {za0v.q[w12, 0]}, p6, [x12, x2, lsl #4]
|
|
// CHECK-ENCODING: [0x80,0x99,0xe2,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e29980 <unknown>
|
|
|
|
st1q {za1v.q[w14, 0]}, p2, [x1, x26, lsl #4]
|
|
// CHECK-INST: st1q {za1v.q[w14, 0]}, p2, [x1, x26, lsl #4]
|
|
// CHECK-ENCODING: [0x21,0xc8,0xfa,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1fac821 <unknown>
|
|
|
|
st1q {za13v.q[w12, 0]}, p2, [x22, x30, lsl #4]
|
|
// CHECK-INST: st1q {za13v.q[w12, 0]}, p2, [x22, x30, lsl #4]
|
|
// CHECK-ENCODING: [0xcd,0x8a,0xfe,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1fe8acd <unknown>
|
|
|
|
st1q {za2v.q[w15, 0]}, p5, [x9, x1, lsl #4]
|
|
// CHECK-INST: st1q {za2v.q[w15, 0]}, p5, [x9, x1, lsl #4]
|
|
// CHECK-ENCODING: [0x22,0xf5,0xe1,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e1f522 <unknown>
|
|
|
|
st1q {za7v.q[w13, 0]}, p2, [x12, x11, lsl #4]
|
|
// CHECK-INST: st1q {za7v.q[w13, 0]}, p2, [x12, x11, lsl #4]
|
|
// CHECK-ENCODING: [0x87,0xa9,0xeb,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1eba987 <unknown>
|
|
|
|
st1q za0v.q[w12, 0], p0, [x0, x0, lsl #4]
|
|
// CHECK-INST: st1q {za0v.q[w12, 0]}, p0, [x0, x0, lsl #4]
|
|
// CHECK-ENCODING: [0x00,0x80,0xe0,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e08000 <unknown>
|
|
|
|
st1q za5v.q[w14, 0], p5, [x10, x21, lsl #4]
|
|
// CHECK-INST: st1q {za5v.q[w14, 0]}, p5, [x10, x21, lsl #4]
|
|
// CHECK-ENCODING: [0x45,0xd5,0xf5,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1f5d545 <unknown>
|
|
|
|
st1q za7v.q[w15, 0], p3, [x13, x8, lsl #4]
|
|
// CHECK-INST: st1q {za7v.q[w15, 0]}, p3, [x13, x8, lsl #4]
|
|
// CHECK-ENCODING: [0xa7,0xed,0xe8,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e8eda7 <unknown>
|
|
|
|
st1q za15v.q[w15, 0], p7, [sp]
|
|
// CHECK-INST: st1q {za15v.q[w15, 0]}, p7, [sp]
|
|
// CHECK-ENCODING: [0xef,0xff,0xff,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1ffffef <unknown>
|
|
|
|
st1q za5v.q[w12, 0], p3, [x17, x16, lsl #4]
|
|
// CHECK-INST: st1q {za5v.q[w12, 0]}, p3, [x17, x16, lsl #4]
|
|
// CHECK-ENCODING: [0x25,0x8e,0xf0,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1f08e25 <unknown>
|
|
|
|
st1q za1v.q[w12, 0], p1, [x1, x30, lsl #4]
|
|
// CHECK-INST: st1q {za1v.q[w12, 0]}, p1, [x1, x30, lsl #4]
|
|
// CHECK-ENCODING: [0x21,0x84,0xfe,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1fe8421 <unknown>
|
|
|
|
st1q za8v.q[w14, 0], p5, [x19, x20, lsl #4]
|
|
// CHECK-INST: st1q {za8v.q[w14, 0]}, p5, [x19, x20, lsl #4]
|
|
// CHECK-ENCODING: [0x68,0xd6,0xf4,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1f4d668 <unknown>
|
|
|
|
st1q za0v.q[w12, 0], p6, [x12, x2, lsl #4]
|
|
// CHECK-INST: st1q {za0v.q[w12, 0]}, p6, [x12, x2, lsl #4]
|
|
// CHECK-ENCODING: [0x80,0x99,0xe2,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e29980 <unknown>
|
|
|
|
st1q za1v.q[w14, 0], p2, [x1, x26, lsl #4]
|
|
// CHECK-INST: st1q {za1v.q[w14, 0]}, p2, [x1, x26, lsl #4]
|
|
// CHECK-ENCODING: [0x21,0xc8,0xfa,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1fac821 <unknown>
|
|
|
|
st1q za13v.q[w12, 0], p2, [x22, x30, lsl #4]
|
|
// CHECK-INST: st1q {za13v.q[w12, 0]}, p2, [x22, x30, lsl #4]
|
|
// CHECK-ENCODING: [0xcd,0x8a,0xfe,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1fe8acd <unknown>
|
|
|
|
st1q za2v.q[w15, 0], p5, [x9, x1, lsl #4]
|
|
// CHECK-INST: st1q {za2v.q[w15, 0]}, p5, [x9, x1, lsl #4]
|
|
// CHECK-ENCODING: [0x22,0xf5,0xe1,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1e1f522 <unknown>
|
|
|
|
st1q za7v.q[w13, 0], p2, [x12, x11, lsl #4]
|
|
// CHECK-INST: st1q {za7v.q[w13, 0]}, p2, [x12, x11, lsl #4]
|
|
// CHECK-ENCODING: [0x87,0xa9,0xeb,0xe1]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e1eba987 <unknown>
|