derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
308 lines
12 KiB
ArmAsm
308 lines
12 KiB
ArmAsm
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme < %s \
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
|
|
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme < %s \
|
|
// RUN: | llvm-objdump -d --mattr=+sme - | FileCheck %s --check-prefix=CHECK-INST
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme < %s \
|
|
// RUN: | llvm-objdump -d --mattr=-sme - | FileCheck %s --check-prefix=CHECK-UNKNOWN
|
|
// Disassemble encoding and check the re-encoding (-show-encoding) matches.
|
|
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme < %s \
|
|
// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
|
|
// RUN: | llvm-mc -triple=aarch64 -mattr=+sme -disassemble -show-encoding \
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Horizontal
|
|
|
|
st1w {za0h.s[w12, 0]}, p0, [x0, x0, lsl #2]
|
|
// CHECK-INST: st1w {za0h.s[w12, 0]}, p0, [x0, x0, lsl #2]
|
|
// CHECK-ENCODING: [0x00,0x00,0xa0,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a00000 <unknown>
|
|
|
|
st1w {za1h.s[w14, 1]}, p5, [x10, x21, lsl #2]
|
|
// CHECK-INST: st1w {za1h.s[w14, 1]}, p5, [x10, x21, lsl #2]
|
|
// CHECK-ENCODING: [0x45,0x55,0xb5,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0b55545 <unknown>
|
|
|
|
st1w {za1h.s[w15, 3]}, p3, [x13, x8, lsl #2]
|
|
// CHECK-INST: st1w {za1h.s[w15, 3]}, p3, [x13, x8, lsl #2]
|
|
// CHECK-ENCODING: [0xa7,0x6d,0xa8,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a86da7 <unknown>
|
|
|
|
st1w {za3h.s[w15, 3]}, p7, [sp]
|
|
// CHECK-INST: st1w {za3h.s[w15, 3]}, p7, [sp]
|
|
// CHECK-ENCODING: [0xef,0x7f,0xbf,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0bf7fef <unknown>
|
|
|
|
st1w {za1h.s[w12, 1]}, p3, [x17, x16, lsl #2]
|
|
// CHECK-INST: st1w {za1h.s[w12, 1]}, p3, [x17, x16, lsl #2]
|
|
// CHECK-ENCODING: [0x25,0x0e,0xb0,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0b00e25 <unknown>
|
|
|
|
st1w {za0h.s[w12, 1]}, p1, [x1, x30, lsl #2]
|
|
// CHECK-INST: st1w {za0h.s[w12, 1]}, p1, [x1, x30, lsl #2]
|
|
// CHECK-ENCODING: [0x21,0x04,0xbe,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0be0421 <unknown>
|
|
|
|
st1w {za2h.s[w14, 0]}, p5, [x19, x20, lsl #2]
|
|
// CHECK-INST: st1w {za2h.s[w14, 0]}, p5, [x19, x20, lsl #2]
|
|
// CHECK-ENCODING: [0x68,0x56,0xb4,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0b45668 <unknown>
|
|
|
|
st1w {za0h.s[w12, 0]}, p6, [x12, x2, lsl #2]
|
|
// CHECK-INST: st1w {za0h.s[w12, 0]}, p6, [x12, x2, lsl #2]
|
|
// CHECK-ENCODING: [0x80,0x19,0xa2,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a21980 <unknown>
|
|
|
|
st1w {za0h.s[w14, 1]}, p2, [x1, x26, lsl #2]
|
|
// CHECK-INST: st1w {za0h.s[w14, 1]}, p2, [x1, x26, lsl #2]
|
|
// CHECK-ENCODING: [0x21,0x48,0xba,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0ba4821 <unknown>
|
|
|
|
st1w {za3h.s[w12, 1]}, p2, [x22, x30, lsl #2]
|
|
// CHECK-INST: st1w {za3h.s[w12, 1]}, p2, [x22, x30, lsl #2]
|
|
// CHECK-ENCODING: [0xcd,0x0a,0xbe,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0be0acd <unknown>
|
|
|
|
st1w {za0h.s[w15, 2]}, p5, [x9, x1, lsl #2]
|
|
// CHECK-INST: st1w {za0h.s[w15, 2]}, p5, [x9, x1, lsl #2]
|
|
// CHECK-ENCODING: [0x22,0x75,0xa1,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a17522 <unknown>
|
|
|
|
st1w {za1h.s[w13, 3]}, p2, [x12, x11, lsl #2]
|
|
// CHECK-INST: st1w {za1h.s[w13, 3]}, p2, [x12, x11, lsl #2]
|
|
// CHECK-ENCODING: [0x87,0x29,0xab,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0ab2987 <unknown>
|
|
|
|
st1w za0h.s[w12, 0], p0, [x0, x0, lsl #2]
|
|
// CHECK-INST: st1w {za0h.s[w12, 0]}, p0, [x0, x0, lsl #2]
|
|
// CHECK-ENCODING: [0x00,0x00,0xa0,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a00000 <unknown>
|
|
|
|
st1w za1h.s[w14, 1], p5, [x10, x21, lsl #2]
|
|
// CHECK-INST: st1w {za1h.s[w14, 1]}, p5, [x10, x21, lsl #2]
|
|
// CHECK-ENCODING: [0x45,0x55,0xb5,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0b55545 <unknown>
|
|
|
|
st1w za1h.s[w15, 3], p3, [x13, x8, lsl #2]
|
|
// CHECK-INST: st1w {za1h.s[w15, 3]}, p3, [x13, x8, lsl #2]
|
|
// CHECK-ENCODING: [0xa7,0x6d,0xa8,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a86da7 <unknown>
|
|
|
|
st1w za3h.s[w15, 3], p7, [sp]
|
|
// CHECK-INST: st1w {za3h.s[w15, 3]}, p7, [sp]
|
|
// CHECK-ENCODING: [0xef,0x7f,0xbf,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0bf7fef <unknown>
|
|
|
|
st1w za1h.s[w12, 1], p3, [x17, x16, lsl #2]
|
|
// CHECK-INST: st1w {za1h.s[w12, 1]}, p3, [x17, x16, lsl #2]
|
|
// CHECK-ENCODING: [0x25,0x0e,0xb0,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0b00e25 <unknown>
|
|
|
|
st1w za0h.s[w12, 1], p1, [x1, x30, lsl #2]
|
|
// CHECK-INST: st1w {za0h.s[w12, 1]}, p1, [x1, x30, lsl #2]
|
|
// CHECK-ENCODING: [0x21,0x04,0xbe,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0be0421 <unknown>
|
|
|
|
st1w za2h.s[w14, 0], p5, [x19, x20, lsl #2]
|
|
// CHECK-INST: st1w {za2h.s[w14, 0]}, p5, [x19, x20, lsl #2]
|
|
// CHECK-ENCODING: [0x68,0x56,0xb4,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0b45668 <unknown>
|
|
|
|
st1w za0h.s[w12, 0], p6, [x12, x2, lsl #2]
|
|
// CHECK-INST: st1w {za0h.s[w12, 0]}, p6, [x12, x2, lsl #2]
|
|
// CHECK-ENCODING: [0x80,0x19,0xa2,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a21980 <unknown>
|
|
|
|
st1w za0h.s[w14, 1], p2, [x1, x26, lsl #2]
|
|
// CHECK-INST: st1w {za0h.s[w14, 1]}, p2, [x1, x26, lsl #2]
|
|
// CHECK-ENCODING: [0x21,0x48,0xba,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0ba4821 <unknown>
|
|
|
|
st1w za3h.s[w12, 1], p2, [x22, x30, lsl #2]
|
|
// CHECK-INST: st1w {za3h.s[w12, 1]}, p2, [x22, x30, lsl #2]
|
|
// CHECK-ENCODING: [0xcd,0x0a,0xbe,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0be0acd <unknown>
|
|
|
|
st1w za0h.s[w15, 2], p5, [x9, x1, lsl #2]
|
|
// CHECK-INST: st1w {za0h.s[w15, 2]}, p5, [x9, x1, lsl #2]
|
|
// CHECK-ENCODING: [0x22,0x75,0xa1,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a17522 <unknown>
|
|
|
|
st1w za1h.s[w13, 3], p2, [x12, x11, lsl #2]
|
|
// CHECK-INST: st1w {za1h.s[w13, 3]}, p2, [x12, x11, lsl #2]
|
|
// CHECK-ENCODING: [0x87,0x29,0xab,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0ab2987 <unknown>
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Vertical
|
|
|
|
st1w {za0v.s[w12, 0]}, p0, [x0, x0, lsl #2]
|
|
// CHECK-INST: st1w {za0v.s[w12, 0]}, p0, [x0, x0, lsl #2]
|
|
// CHECK-ENCODING: [0x00,0x80,0xa0,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a08000 <unknown>
|
|
|
|
st1w {za1v.s[w14, 1]}, p5, [x10, x21, lsl #2]
|
|
// CHECK-INST: st1w {za1v.s[w14, 1]}, p5, [x10, x21, lsl #2]
|
|
// CHECK-ENCODING: [0x45,0xd5,0xb5,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0b5d545 <unknown>
|
|
|
|
st1w {za1v.s[w15, 3]}, p3, [x13, x8, lsl #2]
|
|
// CHECK-INST: st1w {za1v.s[w15, 3]}, p3, [x13, x8, lsl #2]
|
|
// CHECK-ENCODING: [0xa7,0xed,0xa8,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a8eda7 <unknown>
|
|
|
|
st1w {za3v.s[w15, 3]}, p7, [sp]
|
|
// CHECK-INST: st1w {za3v.s[w15, 3]}, p7, [sp]
|
|
// CHECK-ENCODING: [0xef,0xff,0xbf,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0bfffef <unknown>
|
|
|
|
st1w {za1v.s[w12, 1]}, p3, [x17, x16, lsl #2]
|
|
// CHECK-INST: st1w {za1v.s[w12, 1]}, p3, [x17, x16, lsl #2]
|
|
// CHECK-ENCODING: [0x25,0x8e,0xb0,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0b08e25 <unknown>
|
|
|
|
st1w {za0v.s[w12, 1]}, p1, [x1, x30, lsl #2]
|
|
// CHECK-INST: st1w {za0v.s[w12, 1]}, p1, [x1, x30, lsl #2]
|
|
// CHECK-ENCODING: [0x21,0x84,0xbe,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0be8421 <unknown>
|
|
|
|
st1w {za2v.s[w14, 0]}, p5, [x19, x20, lsl #2]
|
|
// CHECK-INST: st1w {za2v.s[w14, 0]}, p5, [x19, x20, lsl #2]
|
|
// CHECK-ENCODING: [0x68,0xd6,0xb4,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0b4d668 <unknown>
|
|
|
|
st1w {za0v.s[w12, 0]}, p6, [x12, x2, lsl #2]
|
|
// CHECK-INST: st1w {za0v.s[w12, 0]}, p6, [x12, x2, lsl #2]
|
|
// CHECK-ENCODING: [0x80,0x99,0xa2,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a29980 <unknown>
|
|
|
|
st1w {za0v.s[w14, 1]}, p2, [x1, x26, lsl #2]
|
|
// CHECK-INST: st1w {za0v.s[w14, 1]}, p2, [x1, x26, lsl #2]
|
|
// CHECK-ENCODING: [0x21,0xc8,0xba,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0bac821 <unknown>
|
|
|
|
st1w {za3v.s[w12, 1]}, p2, [x22, x30, lsl #2]
|
|
// CHECK-INST: st1w {za3v.s[w12, 1]}, p2, [x22, x30, lsl #2]
|
|
// CHECK-ENCODING: [0xcd,0x8a,0xbe,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0be8acd <unknown>
|
|
|
|
st1w {za0v.s[w15, 2]}, p5, [x9, x1, lsl #2]
|
|
// CHECK-INST: st1w {za0v.s[w15, 2]}, p5, [x9, x1, lsl #2]
|
|
// CHECK-ENCODING: [0x22,0xf5,0xa1,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a1f522 <unknown>
|
|
|
|
st1w {za1v.s[w13, 3]}, p2, [x12, x11, lsl #2]
|
|
// CHECK-INST: st1w {za1v.s[w13, 3]}, p2, [x12, x11, lsl #2]
|
|
// CHECK-ENCODING: [0x87,0xa9,0xab,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0aba987 <unknown>
|
|
|
|
st1w za0v.s[w12, 0], p0, [x0, x0, lsl #2]
|
|
// CHECK-INST: st1w {za0v.s[w12, 0]}, p0, [x0, x0, lsl #2]
|
|
// CHECK-ENCODING: [0x00,0x80,0xa0,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a08000 <unknown>
|
|
|
|
st1w za1v.s[w14, 1], p5, [x10, x21, lsl #2]
|
|
// CHECK-INST: st1w {za1v.s[w14, 1]}, p5, [x10, x21, lsl #2]
|
|
// CHECK-ENCODING: [0x45,0xd5,0xb5,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0b5d545 <unknown>
|
|
|
|
st1w za1v.s[w15, 3], p3, [x13, x8, lsl #2]
|
|
// CHECK-INST: st1w {za1v.s[w15, 3]}, p3, [x13, x8, lsl #2]
|
|
// CHECK-ENCODING: [0xa7,0xed,0xa8,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a8eda7 <unknown>
|
|
|
|
st1w za3v.s[w15, 3], p7, [sp]
|
|
// CHECK-INST: st1w {za3v.s[w15, 3]}, p7, [sp]
|
|
// CHECK-ENCODING: [0xef,0xff,0xbf,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0bfffef <unknown>
|
|
|
|
st1w za1v.s[w12, 1], p3, [x17, x16, lsl #2]
|
|
// CHECK-INST: st1w {za1v.s[w12, 1]}, p3, [x17, x16, lsl #2]
|
|
// CHECK-ENCODING: [0x25,0x8e,0xb0,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0b08e25 <unknown>
|
|
|
|
st1w za0v.s[w12, 1], p1, [x1, x30, lsl #2]
|
|
// CHECK-INST: st1w {za0v.s[w12, 1]}, p1, [x1, x30, lsl #2]
|
|
// CHECK-ENCODING: [0x21,0x84,0xbe,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0be8421 <unknown>
|
|
|
|
st1w za2v.s[w14, 0], p5, [x19, x20, lsl #2]
|
|
// CHECK-INST: st1w {za2v.s[w14, 0]}, p5, [x19, x20, lsl #2]
|
|
// CHECK-ENCODING: [0x68,0xd6,0xb4,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0b4d668 <unknown>
|
|
|
|
st1w za0v.s[w12, 0], p6, [x12, x2, lsl #2]
|
|
// CHECK-INST: st1w {za0v.s[w12, 0]}, p6, [x12, x2, lsl #2]
|
|
// CHECK-ENCODING: [0x80,0x99,0xa2,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a29980 <unknown>
|
|
|
|
st1w za0v.s[w14, 1], p2, [x1, x26, lsl #2]
|
|
// CHECK-INST: st1w {za0v.s[w14, 1]}, p2, [x1, x26, lsl #2]
|
|
// CHECK-ENCODING: [0x21,0xc8,0xba,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0bac821 <unknown>
|
|
|
|
st1w za3v.s[w12, 1], p2, [x22, x30, lsl #2]
|
|
// CHECK-INST: st1w {za3v.s[w12, 1]}, p2, [x22, x30, lsl #2]
|
|
// CHECK-ENCODING: [0xcd,0x8a,0xbe,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0be8acd <unknown>
|
|
|
|
st1w za0v.s[w15, 2], p5, [x9, x1, lsl #2]
|
|
// CHECK-INST: st1w {za0v.s[w15, 2]}, p5, [x9, x1, lsl #2]
|
|
// CHECK-ENCODING: [0x22,0xf5,0xa1,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0a1f522 <unknown>
|
|
|
|
st1w za1v.s[w13, 3], p2, [x12, x11, lsl #2]
|
|
// CHECK-INST: st1w {za1v.s[w13, 3]}, p2, [x12, x11, lsl #2]
|
|
// CHECK-ENCODING: [0x87,0xa9,0xab,0xe0]
|
|
// CHECK-ERROR: instruction requires: sme
|
|
// CHECK-UNKNOWN: e0aba987 <unknown>
|