CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
270 lines
7.0 KiB
ArmAsm
270 lines
7.0 KiB
ArmAsm
// RUN: llvm-mc -triple=amdgcn -show-encoding -mcpu=gfx1200 %s | FileCheck --check-prefix=GFX12 %s
|
|
// RUN: llvm-mc -triple=amdgcn -show-encoding -mcpu=gfx1250 %s | FileCheck --check-prefix=GFX12 %s
|
|
|
|
s_movk_i32 s0, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x00,0xb0]
|
|
|
|
s_movk_i32 s0, 0xc1d1
|
|
// GFX12: encoding: [0xd1,0xc1,0x00,0xb0]
|
|
|
|
s_movk_i32 s105, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x69,0xb0]
|
|
|
|
s_movk_i32 exec_lo, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x7e,0xb0]
|
|
|
|
s_movk_i32 exec_hi, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x7f,0xb0]
|
|
|
|
s_movk_i32 vcc_lo, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x6a,0xb0]
|
|
|
|
s_movk_i32 vcc_hi, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x6b,0xb0]
|
|
|
|
s_movk_i32 m0, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x7d,0xb0]
|
|
|
|
s_version 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x80,0xb0]
|
|
|
|
s_version 0xc1d1
|
|
// GFX12: encoding: [0xd1,0xc1,0x80,0xb0]
|
|
|
|
s_version UC_VERSION_GFX12
|
|
// GFX12: encoding: [0x09,0x00,0x80,0xb0]
|
|
|
|
s_version UC_VERSION_GFX12 | UC_VERSION_W32_BIT
|
|
// GFX12: encoding: [0x09,0x40,0x80,0xb0]
|
|
|
|
s_version UC_VERSION_GFX12 | UC_VERSION_W64_BIT
|
|
// GFX12: encoding: [0x09,0x20,0x80,0xb0]
|
|
|
|
s_version UC_VERSION_GFX12 | UC_VERSION_MDP_BIT
|
|
// GFX12: encoding: [0x09,0x80,0x80,0xb0]
|
|
|
|
s_version UC_VERSION_GFX12 | UC_VERSION_W64_BIT | UC_VERSION_MDP_BIT
|
|
// GFX12: encoding: [0x09,0xa0,0x80,0xb0]
|
|
|
|
s_cmovk_i32 s0, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x00,0xb1]
|
|
|
|
s_cmovk_i32 s0, 0xc1d1
|
|
// GFX12: encoding: [0xd1,0xc1,0x00,0xb1]
|
|
|
|
s_cmovk_i32 s105, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x69,0xb1]
|
|
|
|
s_cmovk_i32 exec_lo, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x7e,0xb1]
|
|
|
|
s_cmovk_i32 exec_hi, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x7f,0xb1]
|
|
|
|
s_cmovk_i32 vcc_lo, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x6a,0xb1]
|
|
|
|
s_cmovk_i32 vcc_hi, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x6b,0xb1]
|
|
|
|
s_cmovk_i32 m0, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x7d,0xb1]
|
|
|
|
s_addk_co_i32 s0, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x80,0xb7]
|
|
|
|
s_addk_co_i32 s0, 0xc1d1
|
|
// GFX12: encoding: [0xd1,0xc1,0x80,0xb7]
|
|
|
|
s_addk_co_i32 s105, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0xe9,0xb7]
|
|
|
|
s_addk_co_i32 exec_lo, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0xfe,0xb7]
|
|
|
|
s_addk_co_i32 exec_hi, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0xff,0xb7]
|
|
|
|
s_addk_co_i32 vcc_lo, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0xea,0xb7]
|
|
|
|
s_addk_co_i32 vcc_hi, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0xeb,0xb7]
|
|
|
|
s_addk_co_i32 m0, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0xfd,0xb7]
|
|
|
|
s_mulk_i32 s0, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x00,0xb8]
|
|
|
|
s_mulk_i32 s0, 0xc1d1
|
|
// GFX12: encoding: [0xd1,0xc1,0x00,0xb8]
|
|
|
|
s_mulk_i32 s105, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x69,0xb8]
|
|
|
|
s_mulk_i32 exec_lo, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x7e,0xb8]
|
|
|
|
s_mulk_i32 exec_hi, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x7f,0xb8]
|
|
|
|
s_mulk_i32 vcc_lo, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x6a,0xb8]
|
|
|
|
s_mulk_i32 vcc_hi, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x6b,0xb8]
|
|
|
|
s_mulk_i32 m0, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x7d,0xb8]
|
|
|
|
s_getreg_b32 s0, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, 0xc1d1
|
|
// GFX12: encoding: [0xd1,0xc1,0x80,0xb8]
|
|
|
|
s_getreg_b32 s105, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0xe9,0xb8]
|
|
|
|
s_getreg_b32 exec_lo, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0xfe,0xb8]
|
|
|
|
s_getreg_b32 exec_hi, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0xff,0xb8]
|
|
|
|
s_getreg_b32 vcc_lo, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0xea,0xb8]
|
|
|
|
s_getreg_b32 vcc_hi, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0xeb,0xb8]
|
|
|
|
s_getreg_b32 m0, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0xfd,0xb8]
|
|
|
|
s_setreg_b32 0x1234, s0
|
|
// GFX12: encoding: [0x34,0x12,0x00,0xb9]
|
|
|
|
s_setreg_b32 0xc1d1, s0
|
|
// GFX12: encoding: [0xd1,0xc1,0x00,0xb9]
|
|
|
|
s_setreg_b32 0x1234, s105
|
|
// GFX12: encoding: [0x34,0x12,0x69,0xb9]
|
|
|
|
s_setreg_b32 0x1234, exec_lo
|
|
// GFX12: encoding: [0x34,0x12,0x7e,0xb9]
|
|
|
|
s_setreg_b32 0x1234, exec_hi
|
|
// GFX12: encoding: [0x34,0x12,0x7f,0xb9]
|
|
|
|
s_setreg_b32 0x1234, vcc_lo
|
|
// GFX12: encoding: [0x34,0x12,0x6a,0xb9]
|
|
|
|
s_setreg_b32 0x1234, vcc_hi
|
|
// GFX12: encoding: [0x34,0x12,0x6b,0xb9]
|
|
|
|
s_setreg_b32 0x1234, m0
|
|
// GFX12: encoding: [0x34,0x12,0x7d,0xb9]
|
|
|
|
s_setreg_imm32_b32 0x1234, 0x11213141
|
|
// GFX12: encoding: [0x34,0x12,0x80,0xb9,0x41,0x31,0x21,0x11]
|
|
|
|
s_setreg_imm32_b32 0xc1d1, 0x11213141
|
|
// GFX12: encoding: [0xd1,0xc1,0x80,0xb9,0x41,0x31,0x21,0x11]
|
|
|
|
s_setreg_imm32_b32 0x1234, 0xa1b1c1d1
|
|
// GFX12: encoding: [0x34,0x12,0x80,0xb9,0xd1,0xc1,0xb1,0xa1]
|
|
|
|
s_setreg_imm32_b32 0xc1d1, 0xa1b1c1d1
|
|
// GFX12: encoding: [0xd1,0xc1,0x80,0xb9,0xd1,0xc1,0xb1,0xa1]
|
|
|
|
s_call_b64 s[0:1], 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x00,0xba]
|
|
|
|
s_call_b64 s[104:105], 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x68,0xba]
|
|
|
|
s_call_b64 exec, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x7e,0xba]
|
|
|
|
s_call_b64 vcc, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x6a,0xba]
|
|
|
|
s_call_b64 null, 0x1234
|
|
// GFX12: encoding: [0x34,0x12,0x7c,0xba]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_MODE)
|
|
// GFX12: encoding: [0x01,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_STATUS)
|
|
// GFX12: encoding: [0x02,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_STATE_PRIV)
|
|
// GFX12: encoding: [0x04,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_GPR_ALLOC)
|
|
// GFX12: encoding: [0x05,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_LDS_ALLOC)
|
|
// GFX12: encoding: [0x06,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_IB_STS)
|
|
// GFX12: encoding: [0x07,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_PERF_SNAPSHOT_DATA)
|
|
// GFX12: encoding: [0x0a,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_PERF_SNAPSHOT_PC_LO)
|
|
// GFX12: encoding: [0x0b,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_PERF_SNAPSHOT_PC_HI)
|
|
// GFX12: encoding: [0x0c,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_PERF_SNAPSHOT_DATA1)
|
|
// GFX12: encoding: [0x0f,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_PERF_SNAPSHOT_DATA2)
|
|
// GFX12: encoding: [0x10,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_EXCP_FLAG_PRIV)
|
|
// GFX12: encoding: [0x11,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_EXCP_FLAG_USER)
|
|
// GFX12: encoding: [0x12,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_TRAP_CTRL)
|
|
// GFX12: encoding: [0x13,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_SCRATCH_BASE_LO)
|
|
// GFX12: encoding: [0x14,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_SCRATCH_BASE_HI)
|
|
// GFX12: encoding: [0x15,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_HW_ID1)
|
|
// GFX12: encoding: [0x17,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_HW_ID2)
|
|
// GFX12: encoding: [0x18,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_DVGPR_ALLOC_LO)
|
|
// GFX12: encoding: [0x1f,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_DVGPR_ALLOC_HI)
|
|
// GFX12: encoding: [0x20,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_SHADER_CYCLES_LO)
|
|
// GFX12: encoding: [0x1d,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_SHADER_CYCLES_HI)
|
|
// GFX12: encoding: [0x1e,0xf8,0x80,0xb8]
|
|
|
|
s_getreg_b32 s0, hwreg(HW_REG_WAVE_SCHED_MODE)
|
|
// GFX12: encoding: [0x1a,0xf8,0x80,0xb8]
|
|
|
|
s_setreg_b32 hwreg(HW_REG_WAVE_SCHED_MODE, 0, 2), s2
|
|
// GFX12: encoding: [0x1a,0x08,0x02,0xb9]
|
|
|
|
s_setreg_imm32_b32 hwreg(HW_REG_WAVE_SCHED_MODE), 0x2
|
|
// GFX12: encoding: [0x1a,0xf8,0x80,0xb9,0x02,0x00,0x00,0x00]
|