CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
617 lines
21 KiB
Plaintext
617 lines
21 KiB
Plaintext
# NOTE: Assertions have been autogenerated by utils/update_mc_test_checks.py UTC_ARGS: --unique --sort --version 6
|
|
# RUN: llvm-mc -triple=amdgcn -mcpu=gfx1010 -mattr=+wavefrontsize32 -disassemble -show-encoding < %s | FileCheck -strict-whitespace -check-prefix=GFX10 %s
|
|
# RUN: llvm-mc -triple=amdgcn -mcpu=gfx1010 -mattr=+wavefrontsize64 -disassemble -show-encoding < %s | FileCheck -strict-whitespace -check-prefix=GFX10 %s
|
|
|
|
|
|
0x34,0x12,0xff,0xb7
|
|
# GFX10: s_addk_i32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0xff,0xb7]
|
|
|
|
0x34,0x12,0xfe,0xb7
|
|
# GFX10: s_addk_i32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0xfe,0xb7]
|
|
|
|
0x34,0x12,0xfc,0xb7
|
|
# GFX10: s_addk_i32 m0, 0x1234 ; encoding: [0x34,0x12,0xfc,0xb7]
|
|
|
|
0x34,0x12,0x80,0xb7
|
|
# GFX10: s_addk_i32 s0, 0x1234 ; encoding: [0x34,0x12,0x80,0xb7]
|
|
|
|
0xd1,0xc1,0x80,0xb7
|
|
# GFX10: s_addk_i32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x80,0xb7]
|
|
|
|
0x34,0x12,0xe9,0xb7
|
|
# GFX10: s_addk_i32 s105, 0x1234 ; encoding: [0x34,0x12,0xe9,0xb7]
|
|
|
|
0x34,0x12,0xeb,0xb7
|
|
# GFX10: s_addk_i32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0xeb,0xb7]
|
|
|
|
0x34,0x12,0xea,0xb7
|
|
# GFX10: s_addk_i32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0xea,0xb7]
|
|
|
|
0x34,0x12,0x7e,0xbb
|
|
# GFX10: s_call_b64 exec, 4660 ; encoding: [0x34,0x12,0x7e,0xbb]
|
|
|
|
0x41,0x31,0x7d,0xbb
|
|
# GFX10: s_call_b64 null, 12609 ; encoding: [0x41,0x31,0x7d,0xbb]
|
|
|
|
0x34,0x12,0x00,0xbb
|
|
# GFX10: s_call_b64 s[0:1], 4660 ; encoding: [0x34,0x12,0x00,0xbb]
|
|
|
|
0xd1,0xc1,0x00,0xbb
|
|
# GFX10: s_call_b64 s[0:1], 49617 ; encoding: [0xd1,0xc1,0x00,0xbb]
|
|
|
|
0x34,0x12,0x68,0xbb
|
|
# GFX10: s_call_b64 s[104:105], 4660 ; encoding: [0x34,0x12,0x68,0xbb]
|
|
|
|
0x34,0x12,0x6a,0xbb
|
|
# GFX10: s_call_b64 vcc, 4660 ; encoding: [0x34,0x12,0x6a,0xbb]
|
|
|
|
0x34,0x12,0x7f,0xb1
|
|
# GFX10: s_cmovk_i32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xb1]
|
|
|
|
0x34,0x12,0x7e,0xb1
|
|
# GFX10: s_cmovk_i32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xb1]
|
|
|
|
0x34,0x12,0x7c,0xb1
|
|
# GFX10: s_cmovk_i32 m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xb1]
|
|
|
|
0x34,0x12,0x00,0xb1
|
|
# GFX10: s_cmovk_i32 s0, 0x1234 ; encoding: [0x34,0x12,0x00,0xb1]
|
|
|
|
0xd1,0xc1,0x00,0xb1
|
|
# GFX10: s_cmovk_i32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x00,0xb1]
|
|
|
|
0x34,0x12,0x69,0xb1
|
|
# GFX10: s_cmovk_i32 s105, 0x1234 ; encoding: [0x34,0x12,0x69,0xb1]
|
|
|
|
0x34,0x12,0x6b,0xb1
|
|
# GFX10: s_cmovk_i32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0x6b,0xb1]
|
|
|
|
0x34,0x12,0x6a,0xb1
|
|
# GFX10: s_cmovk_i32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0x6a,0xb1]
|
|
|
|
0x34,0x12,0xff,0xb1
|
|
# GFX10: s_cmpk_eq_i32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0xff,0xb1]
|
|
|
|
0x34,0x12,0xfe,0xb1
|
|
# GFX10: s_cmpk_eq_i32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0xfe,0xb1]
|
|
|
|
0x34,0x12,0xfc,0xb1
|
|
# GFX10: s_cmpk_eq_i32 m0, 0x1234 ; encoding: [0x34,0x12,0xfc,0xb1]
|
|
|
|
0x34,0x12,0x80,0xb1
|
|
# GFX10: s_cmpk_eq_i32 s0, 0x1234 ; encoding: [0x34,0x12,0x80,0xb1]
|
|
|
|
0xd1,0xc1,0x80,0xb1
|
|
# GFX10: s_cmpk_eq_i32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x80,0xb1]
|
|
|
|
0x34,0x12,0xe9,0xb1
|
|
# GFX10: s_cmpk_eq_i32 s105, 0x1234 ; encoding: [0x34,0x12,0xe9,0xb1]
|
|
|
|
0x34,0x12,0xeb,0xb1
|
|
# GFX10: s_cmpk_eq_i32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0xeb,0xb1]
|
|
|
|
0x34,0x12,0xea,0xb1
|
|
# GFX10: s_cmpk_eq_i32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0xea,0xb1]
|
|
|
|
0x34,0x12,0xff,0xb4
|
|
# GFX10: s_cmpk_eq_u32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0xff,0xb4]
|
|
|
|
0x34,0x12,0xfe,0xb4
|
|
# GFX10: s_cmpk_eq_u32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0xfe,0xb4]
|
|
|
|
0x34,0x12,0xfc,0xb4
|
|
# GFX10: s_cmpk_eq_u32 m0, 0x1234 ; encoding: [0x34,0x12,0xfc,0xb4]
|
|
|
|
0x34,0x12,0x80,0xb4
|
|
# GFX10: s_cmpk_eq_u32 s0, 0x1234 ; encoding: [0x34,0x12,0x80,0xb4]
|
|
|
|
0xd1,0xc1,0x80,0xb4
|
|
# GFX10: s_cmpk_eq_u32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x80,0xb4]
|
|
|
|
0x34,0x12,0xe9,0xb4
|
|
# GFX10: s_cmpk_eq_u32 s105, 0x1234 ; encoding: [0x34,0x12,0xe9,0xb4]
|
|
|
|
0x34,0x12,0xeb,0xb4
|
|
# GFX10: s_cmpk_eq_u32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0xeb,0xb4]
|
|
|
|
0x34,0x12,0xea,0xb4
|
|
# GFX10: s_cmpk_eq_u32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0xea,0xb4]
|
|
|
|
0x34,0x12,0x7f,0xb3
|
|
# GFX10: s_cmpk_ge_i32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xb3]
|
|
|
|
0x34,0x12,0x7e,0xb3
|
|
# GFX10: s_cmpk_ge_i32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xb3]
|
|
|
|
0x34,0x12,0x7c,0xb3
|
|
# GFX10: s_cmpk_ge_i32 m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xb3]
|
|
|
|
0x34,0x12,0x00,0xb3
|
|
# GFX10: s_cmpk_ge_i32 s0, 0x1234 ; encoding: [0x34,0x12,0x00,0xb3]
|
|
|
|
0xd1,0xc1,0x00,0xb3
|
|
# GFX10: s_cmpk_ge_i32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x00,0xb3]
|
|
|
|
0x34,0x12,0x69,0xb3
|
|
# GFX10: s_cmpk_ge_i32 s105, 0x1234 ; encoding: [0x34,0x12,0x69,0xb3]
|
|
|
|
0x34,0x12,0x6b,0xb3
|
|
# GFX10: s_cmpk_ge_i32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0x6b,0xb3]
|
|
|
|
0x34,0x12,0x6a,0xb3
|
|
# GFX10: s_cmpk_ge_i32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0x6a,0xb3]
|
|
|
|
0x34,0x12,0x7f,0xb6
|
|
# GFX10: s_cmpk_ge_u32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xb6]
|
|
|
|
0x34,0x12,0x7e,0xb6
|
|
# GFX10: s_cmpk_ge_u32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xb6]
|
|
|
|
0x34,0x12,0x7c,0xb6
|
|
# GFX10: s_cmpk_ge_u32 m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xb6]
|
|
|
|
0x34,0x12,0x00,0xb6
|
|
# GFX10: s_cmpk_ge_u32 s0, 0x1234 ; encoding: [0x34,0x12,0x00,0xb6]
|
|
|
|
0xd1,0xc1,0x00,0xb6
|
|
# GFX10: s_cmpk_ge_u32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x00,0xb6]
|
|
|
|
0x34,0x12,0x69,0xb6
|
|
# GFX10: s_cmpk_ge_u32 s105, 0x1234 ; encoding: [0x34,0x12,0x69,0xb6]
|
|
|
|
0x34,0x12,0x6b,0xb6
|
|
# GFX10: s_cmpk_ge_u32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0x6b,0xb6]
|
|
|
|
0x34,0x12,0x6a,0xb6
|
|
# GFX10: s_cmpk_ge_u32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0x6a,0xb6]
|
|
|
|
0x34,0x12,0xff,0xb2
|
|
# GFX10: s_cmpk_gt_i32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0xff,0xb2]
|
|
|
|
0x34,0x12,0xfe,0xb2
|
|
# GFX10: s_cmpk_gt_i32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0xfe,0xb2]
|
|
|
|
0x34,0x12,0xfc,0xb2
|
|
# GFX10: s_cmpk_gt_i32 m0, 0x1234 ; encoding: [0x34,0x12,0xfc,0xb2]
|
|
|
|
0x34,0x12,0x80,0xb2
|
|
# GFX10: s_cmpk_gt_i32 s0, 0x1234 ; encoding: [0x34,0x12,0x80,0xb2]
|
|
|
|
0xd1,0xc1,0x80,0xb2
|
|
# GFX10: s_cmpk_gt_i32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x80,0xb2]
|
|
|
|
0x34,0x12,0xe9,0xb2
|
|
# GFX10: s_cmpk_gt_i32 s105, 0x1234 ; encoding: [0x34,0x12,0xe9,0xb2]
|
|
|
|
0x34,0x12,0xeb,0xb2
|
|
# GFX10: s_cmpk_gt_i32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0xeb,0xb2]
|
|
|
|
0x34,0x12,0xea,0xb2
|
|
# GFX10: s_cmpk_gt_i32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0xea,0xb2]
|
|
|
|
0x34,0x12,0xff,0xb5
|
|
# GFX10: s_cmpk_gt_u32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0xff,0xb5]
|
|
|
|
0x34,0x12,0xfe,0xb5
|
|
# GFX10: s_cmpk_gt_u32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0xfe,0xb5]
|
|
|
|
0x34,0x12,0xfc,0xb5
|
|
# GFX10: s_cmpk_gt_u32 m0, 0x1234 ; encoding: [0x34,0x12,0xfc,0xb5]
|
|
|
|
0x34,0x12,0x80,0xb5
|
|
# GFX10: s_cmpk_gt_u32 s0, 0x1234 ; encoding: [0x34,0x12,0x80,0xb5]
|
|
|
|
0xd1,0xc1,0x80,0xb5
|
|
# GFX10: s_cmpk_gt_u32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x80,0xb5]
|
|
|
|
0x34,0x12,0xe9,0xb5
|
|
# GFX10: s_cmpk_gt_u32 s105, 0x1234 ; encoding: [0x34,0x12,0xe9,0xb5]
|
|
|
|
0x34,0x12,0xeb,0xb5
|
|
# GFX10: s_cmpk_gt_u32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0xeb,0xb5]
|
|
|
|
0x34,0x12,0xea,0xb5
|
|
# GFX10: s_cmpk_gt_u32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0xea,0xb5]
|
|
|
|
0x34,0x12,0x7f,0xb4
|
|
# GFX10: s_cmpk_le_i32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xb4]
|
|
|
|
0x34,0x12,0x7e,0xb4
|
|
# GFX10: s_cmpk_le_i32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xb4]
|
|
|
|
0x34,0x12,0x7c,0xb4
|
|
# GFX10: s_cmpk_le_i32 m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xb4]
|
|
|
|
0x34,0x12,0x00,0xb4
|
|
# GFX10: s_cmpk_le_i32 s0, 0x1234 ; encoding: [0x34,0x12,0x00,0xb4]
|
|
|
|
0xd1,0xc1,0x00,0xb4
|
|
# GFX10: s_cmpk_le_i32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x00,0xb4]
|
|
|
|
0x34,0x12,0x69,0xb4
|
|
# GFX10: s_cmpk_le_i32 s105, 0x1234 ; encoding: [0x34,0x12,0x69,0xb4]
|
|
|
|
0x34,0x12,0x6b,0xb4
|
|
# GFX10: s_cmpk_le_i32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0x6b,0xb4]
|
|
|
|
0x34,0x12,0x6a,0xb4
|
|
# GFX10: s_cmpk_le_i32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0x6a,0xb4]
|
|
|
|
0x34,0x12,0x7f,0xb7
|
|
# GFX10: s_cmpk_le_u32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xb7]
|
|
|
|
0x34,0x12,0x7e,0xb7
|
|
# GFX10: s_cmpk_le_u32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xb7]
|
|
|
|
0x34,0x12,0x7c,0xb7
|
|
# GFX10: s_cmpk_le_u32 m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xb7]
|
|
|
|
0x34,0x12,0x00,0xb7
|
|
# GFX10: s_cmpk_le_u32 s0, 0x1234 ; encoding: [0x34,0x12,0x00,0xb7]
|
|
|
|
0xd1,0xc1,0x00,0xb7
|
|
# GFX10: s_cmpk_le_u32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x00,0xb7]
|
|
|
|
0x34,0x12,0x69,0xb7
|
|
# GFX10: s_cmpk_le_u32 s105, 0x1234 ; encoding: [0x34,0x12,0x69,0xb7]
|
|
|
|
0x34,0x12,0x6b,0xb7
|
|
# GFX10: s_cmpk_le_u32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0x6b,0xb7]
|
|
|
|
0x34,0x12,0x6a,0xb7
|
|
# GFX10: s_cmpk_le_u32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0x6a,0xb7]
|
|
|
|
0x34,0x12,0x7f,0xb2
|
|
# GFX10: s_cmpk_lg_i32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xb2]
|
|
|
|
0x34,0x12,0x7e,0xb2
|
|
# GFX10: s_cmpk_lg_i32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xb2]
|
|
|
|
0x34,0x12,0x7c,0xb2
|
|
# GFX10: s_cmpk_lg_i32 m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xb2]
|
|
|
|
0x34,0x12,0x00,0xb2
|
|
# GFX10: s_cmpk_lg_i32 s0, 0x1234 ; encoding: [0x34,0x12,0x00,0xb2]
|
|
|
|
0xd1,0xc1,0x00,0xb2
|
|
# GFX10: s_cmpk_lg_i32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x00,0xb2]
|
|
|
|
0x34,0x12,0x69,0xb2
|
|
# GFX10: s_cmpk_lg_i32 s105, 0x1234 ; encoding: [0x34,0x12,0x69,0xb2]
|
|
|
|
0x34,0x12,0x6b,0xb2
|
|
# GFX10: s_cmpk_lg_i32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0x6b,0xb2]
|
|
|
|
0x34,0x12,0x6a,0xb2
|
|
# GFX10: s_cmpk_lg_i32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0x6a,0xb2]
|
|
|
|
0x34,0x12,0x7f,0xb5
|
|
# GFX10: s_cmpk_lg_u32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xb5]
|
|
|
|
0x34,0x12,0x7e,0xb5
|
|
# GFX10: s_cmpk_lg_u32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xb5]
|
|
|
|
0x34,0x12,0x7c,0xb5
|
|
# GFX10: s_cmpk_lg_u32 m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xb5]
|
|
|
|
0x34,0x12,0x00,0xb5
|
|
# GFX10: s_cmpk_lg_u32 s0, 0x1234 ; encoding: [0x34,0x12,0x00,0xb5]
|
|
|
|
0xd1,0xc1,0x00,0xb5
|
|
# GFX10: s_cmpk_lg_u32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x00,0xb5]
|
|
|
|
0x34,0x12,0x69,0xb5
|
|
# GFX10: s_cmpk_lg_u32 s105, 0x1234 ; encoding: [0x34,0x12,0x69,0xb5]
|
|
|
|
0x34,0x12,0x6b,0xb5
|
|
# GFX10: s_cmpk_lg_u32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0x6b,0xb5]
|
|
|
|
0x34,0x12,0x6a,0xb5
|
|
# GFX10: s_cmpk_lg_u32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0x6a,0xb5]
|
|
|
|
0x34,0x12,0xff,0xb3
|
|
# GFX10: s_cmpk_lt_i32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0xff,0xb3]
|
|
|
|
0x34,0x12,0xfe,0xb3
|
|
# GFX10: s_cmpk_lt_i32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0xfe,0xb3]
|
|
|
|
0x34,0x12,0xfc,0xb3
|
|
# GFX10: s_cmpk_lt_i32 m0, 0x1234 ; encoding: [0x34,0x12,0xfc,0xb3]
|
|
|
|
0x34,0x12,0x80,0xb3
|
|
# GFX10: s_cmpk_lt_i32 s0, 0x1234 ; encoding: [0x34,0x12,0x80,0xb3]
|
|
|
|
0xd1,0xc1,0x80,0xb3
|
|
# GFX10: s_cmpk_lt_i32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x80,0xb3]
|
|
|
|
0x34,0x12,0xe9,0xb3
|
|
# GFX10: s_cmpk_lt_i32 s105, 0x1234 ; encoding: [0x34,0x12,0xe9,0xb3]
|
|
|
|
0x34,0x12,0xeb,0xb3
|
|
# GFX10: s_cmpk_lt_i32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0xeb,0xb3]
|
|
|
|
0x34,0x12,0xea,0xb3
|
|
# GFX10: s_cmpk_lt_i32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0xea,0xb3]
|
|
|
|
0x34,0x12,0xff,0xb6
|
|
# GFX10: s_cmpk_lt_u32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0xff,0xb6]
|
|
|
|
0x34,0x12,0xfe,0xb6
|
|
# GFX10: s_cmpk_lt_u32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0xfe,0xb6]
|
|
|
|
0x34,0x12,0xfc,0xb6
|
|
# GFX10: s_cmpk_lt_u32 m0, 0x1234 ; encoding: [0x34,0x12,0xfc,0xb6]
|
|
|
|
0x34,0x12,0x80,0xb6
|
|
# GFX10: s_cmpk_lt_u32 s0, 0x1234 ; encoding: [0x34,0x12,0x80,0xb6]
|
|
|
|
0xd1,0xc1,0x80,0xb6
|
|
# GFX10: s_cmpk_lt_u32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x80,0xb6]
|
|
|
|
0x34,0x12,0xe9,0xb6
|
|
# GFX10: s_cmpk_lt_u32 s105, 0x1234 ; encoding: [0x34,0x12,0xe9,0xb6]
|
|
|
|
0x34,0x12,0xeb,0xb6
|
|
# GFX10: s_cmpk_lt_u32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0xeb,0xb6]
|
|
|
|
0x34,0x12,0xea,0xb6
|
|
# GFX10: s_cmpk_lt_u32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0xea,0xb6]
|
|
|
|
0x34,0x12,0x7f,0xb9
|
|
# GFX10: s_getreg_b32 exec_hi, hwreg(52, 8, 3) ; encoding: [0x34,0x12,0x7f,0xb9]
|
|
|
|
0x34,0x12,0x7e,0xb9
|
|
# GFX10: s_getreg_b32 exec_lo, hwreg(52, 8, 3) ; encoding: [0x34,0x12,0x7e,0xb9]
|
|
|
|
0x34,0x12,0x7c,0xb9
|
|
# GFX10: s_getreg_b32 m0, hwreg(52, 8, 3) ; encoding: [0x34,0x12,0x7c,0xb9]
|
|
|
|
0x34,0x12,0x00,0xb9
|
|
# GFX10: s_getreg_b32 s0, hwreg(52, 8, 3) ; encoding: [0x34,0x12,0x00,0xb9]
|
|
|
|
0xd1,0xc1,0x00,0xb9
|
|
# GFX10: s_getreg_b32 s0, hwreg(HW_REG_TBA_HI, 7, 25) ; encoding: [0xd1,0xc1,0x00,0xb9]
|
|
|
|
0x34,0x12,0x69,0xb9
|
|
# GFX10: s_getreg_b32 s105, hwreg(52, 8, 3) ; encoding: [0x34,0x12,0x69,0xb9]
|
|
|
|
0x34,0x12,0x6b,0xb9
|
|
# GFX10: s_getreg_b32 vcc_hi, hwreg(52, 8, 3) ; encoding: [0x34,0x12,0x6b,0xb9]
|
|
|
|
0x34,0x12,0x6a,0xb9
|
|
# GFX10: s_getreg_b32 vcc_lo, hwreg(52, 8, 3) ; encoding: [0x34,0x12,0x6a,0xb9]
|
|
|
|
0x34,0x12,0x7f,0xb0
|
|
# GFX10: s_movk_i32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xb0]
|
|
|
|
0x34,0x12,0x7e,0xb0
|
|
# GFX10: s_movk_i32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xb0]
|
|
|
|
0x34,0x12,0x7c,0xb0
|
|
# GFX10: s_movk_i32 m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xb0]
|
|
|
|
0x34,0x12,0x00,0xb0
|
|
# GFX10: s_movk_i32 s0, 0x1234 ; encoding: [0x34,0x12,0x00,0xb0]
|
|
|
|
0xd1,0xc1,0x00,0xb0
|
|
# GFX10: s_movk_i32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x00,0xb0]
|
|
|
|
0x34,0x12,0x69,0xb0
|
|
# GFX10: s_movk_i32 s105, 0x1234 ; encoding: [0x34,0x12,0x69,0xb0]
|
|
|
|
0x34,0x12,0x6b,0xb0
|
|
# GFX10: s_movk_i32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0x6b,0xb0]
|
|
|
|
0x34,0x12,0x6a,0xb0
|
|
# GFX10: s_movk_i32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0x6a,0xb0]
|
|
|
|
0x34,0x12,0x7f,0xb8
|
|
# GFX10: s_mulk_i32 exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xb8]
|
|
|
|
0x34,0x12,0x7e,0xb8
|
|
# GFX10: s_mulk_i32 exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xb8]
|
|
|
|
0x34,0x12,0x7c,0xb8
|
|
# GFX10: s_mulk_i32 m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xb8]
|
|
|
|
0x34,0x12,0x00,0xb8
|
|
# GFX10: s_mulk_i32 s0, 0x1234 ; encoding: [0x34,0x12,0x00,0xb8]
|
|
|
|
0xd1,0xc1,0x00,0xb8
|
|
# GFX10: s_mulk_i32 s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x00,0xb8]
|
|
|
|
0x34,0x12,0x69,0xb8
|
|
# GFX10: s_mulk_i32 s105, 0x1234 ; encoding: [0x34,0x12,0x69,0xb8]
|
|
|
|
0x34,0x12,0x6b,0xb8
|
|
# GFX10: s_mulk_i32 vcc_hi, 0x1234 ; encoding: [0x34,0x12,0x6b,0xb8]
|
|
|
|
0x34,0x12,0x6a,0xb8
|
|
# GFX10: s_mulk_i32 vcc_lo, 0x1234 ; encoding: [0x34,0x12,0x6a,0xb8]
|
|
|
|
0x34,0x12,0xff,0xb9
|
|
# GFX10: s_setreg_b32 hwreg(52, 8, 3), exec_hi ; encoding: [0x34,0x12,0xff,0xb9]
|
|
|
|
0x34,0x12,0xfe,0xb9
|
|
# GFX10: s_setreg_b32 hwreg(52, 8, 3), exec_lo ; encoding: [0x34,0x12,0xfe,0xb9]
|
|
|
|
0x34,0x12,0xfc,0xb9
|
|
# GFX10: s_setreg_b32 hwreg(52, 8, 3), m0 ; encoding: [0x34,0x12,0xfc,0xb9]
|
|
|
|
0x34,0x12,0x80,0xb9
|
|
# GFX10: s_setreg_b32 hwreg(52, 8, 3), s0 ; encoding: [0x34,0x12,0x80,0xb9]
|
|
|
|
0x34,0x12,0xe9,0xb9
|
|
# GFX10: s_setreg_b32 hwreg(52, 8, 3), s105 ; encoding: [0x34,0x12,0xe9,0xb9]
|
|
|
|
0x34,0x12,0xeb,0xb9
|
|
# GFX10: s_setreg_b32 hwreg(52, 8, 3), vcc_hi ; encoding: [0x34,0x12,0xeb,0xb9]
|
|
|
|
0x34,0x12,0xea,0xb9
|
|
# GFX10: s_setreg_b32 hwreg(52, 8, 3), vcc_lo ; encoding: [0x34,0x12,0xea,0xb9]
|
|
|
|
0xd1,0xc1,0x80,0xb9
|
|
# GFX10: s_setreg_b32 hwreg(HW_REG_TBA_HI, 7, 25), s0 ; encoding: [0xd1,0xc1,0x80,0xb9]
|
|
|
|
0x34,0x12,0x80,0xba,0x41,0x31,0x21,0x11
|
|
# GFX10: s_setreg_imm32_b32 hwreg(52, 8, 3), 0x11213141 ; encoding: [0x34,0x12,0x80,0xba,0x41,0x31,0x21,0x11]
|
|
|
|
0x34,0x12,0x80,0xba,0xd1,0xc1,0xb1,0xa1
|
|
# GFX10: s_setreg_imm32_b32 hwreg(52, 8, 3), 0xa1b1c1d1 ; encoding: [0x34,0x12,0x80,0xba,0xd1,0xc1,0xb1,0xa1]
|
|
|
|
0xd1,0xc1,0x80,0xba,0x41,0x31,0x21,0x11
|
|
# GFX10: s_setreg_imm32_b32 hwreg(HW_REG_TBA_HI, 7, 25), 0x11213141 ; encoding: [0xd1,0xc1,0x80,0xba,0x41,0x31,0x21,0x11]
|
|
|
|
0xd1,0xc1,0x80,0xba,0xd1,0xc1,0xb1,0xa1
|
|
# GFX10: s_setreg_imm32_b32 hwreg(HW_REG_TBA_HI, 7, 25), 0xa1b1c1d1 ; encoding: [0xd1,0xc1,0x80,0xba,0xd1,0xc1,0xb1,0xa1]
|
|
|
|
0x34,0x12,0xff,0xbd
|
|
# GFX10: s_subvector_loop_begin exec_hi, 4660 ; encoding: [0x34,0x12,0xff,0xbd]
|
|
|
|
0x34,0x12,0xfe,0xbd
|
|
# GFX10: s_subvector_loop_begin exec_lo, 4660 ; encoding: [0x34,0x12,0xfe,0xbd]
|
|
|
|
0x34,0x12,0xfc,0xbd
|
|
# GFX10: s_subvector_loop_begin m0, 4660 ; encoding: [0x34,0x12,0xfc,0xbd]
|
|
|
|
0x34,0x12,0x80,0xbd
|
|
# GFX10: s_subvector_loop_begin s0, 4660 ; encoding: [0x34,0x12,0x80,0xbd]
|
|
|
|
0xd1,0xc1,0x80,0xbd
|
|
# GFX10: s_subvector_loop_begin s0, 49617 ; encoding: [0xd1,0xc1,0x80,0xbd]
|
|
|
|
0x34,0x12,0xe9,0xbd
|
|
# GFX10: s_subvector_loop_begin s105, 4660 ; encoding: [0x34,0x12,0xe9,0xbd]
|
|
|
|
0x34,0x12,0xeb,0xbd
|
|
# GFX10: s_subvector_loop_begin vcc_hi, 4660 ; encoding: [0x34,0x12,0xeb,0xbd]
|
|
|
|
0x34,0x12,0xea,0xbd
|
|
# GFX10: s_subvector_loop_begin vcc_lo, 4660 ; encoding: [0x34,0x12,0xea,0xbd]
|
|
|
|
0x34,0x12,0x7f,0xbe
|
|
# GFX10: s_subvector_loop_end exec_hi, 4660 ; encoding: [0x34,0x12,0x7f,0xbe]
|
|
|
|
0x34,0x12,0x7e,0xbe
|
|
# GFX10: s_subvector_loop_end exec_lo, 4660 ; encoding: [0x34,0x12,0x7e,0xbe]
|
|
|
|
0x34,0x12,0x7c,0xbe
|
|
# GFX10: s_subvector_loop_end m0, 4660 ; encoding: [0x34,0x12,0x7c,0xbe]
|
|
|
|
0x34,0x12,0x00,0xbe
|
|
# GFX10: s_subvector_loop_end s0, 4660 ; encoding: [0x34,0x12,0x00,0xbe]
|
|
|
|
0xd1,0xc1,0x00,0xbe
|
|
# GFX10: s_subvector_loop_end s0, 49617 ; encoding: [0xd1,0xc1,0x00,0xbe]
|
|
|
|
0x34,0x12,0x69,0xbe
|
|
# GFX10: s_subvector_loop_end s105, 4660 ; encoding: [0x34,0x12,0x69,0xbe]
|
|
|
|
0x34,0x12,0x6b,0xbe
|
|
# GFX10: s_subvector_loop_end vcc_hi, 4660 ; encoding: [0x34,0x12,0x6b,0xbe]
|
|
|
|
0x34,0x12,0x6a,0xbe
|
|
# GFX10: s_subvector_loop_end vcc_lo, 4660 ; encoding: [0x34,0x12,0x6a,0xbe]
|
|
|
|
0x34,0x12,0x80,0xb0
|
|
# GFX10: s_version 0x1234 ; encoding: [0x34,0x12,0x80,0xb0]
|
|
|
|
0xd1,0xc1,0x80,0xb0
|
|
# GFX10: s_version 0xc1d1 ; encoding: [0xd1,0xc1,0x80,0xb0]
|
|
|
|
0x34,0x12,0xff,0xbc
|
|
# GFX10: s_waitcnt_expcnt exec_hi, 0x1234 ; encoding: [0x34,0x12,0xff,0xbc]
|
|
|
|
0x34,0x12,0xfe,0xbc
|
|
# GFX10: s_waitcnt_expcnt exec_lo, 0x1234 ; encoding: [0x34,0x12,0xfe,0xbc]
|
|
|
|
0x34,0x12,0xfc,0xbc
|
|
# GFX10: s_waitcnt_expcnt m0, 0x1234 ; encoding: [0x34,0x12,0xfc,0xbc]
|
|
|
|
0x34,0x12,0x80,0xbc
|
|
# GFX10: s_waitcnt_expcnt s0, 0x1234 ; encoding: [0x34,0x12,0x80,0xbc]
|
|
|
|
0xd1,0xc1,0x80,0xbc
|
|
# GFX10: s_waitcnt_expcnt s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x80,0xbc]
|
|
|
|
0x34,0x12,0xe9,0xbc
|
|
# GFX10: s_waitcnt_expcnt s105, 0x1234 ; encoding: [0x34,0x12,0xe9,0xbc]
|
|
|
|
0x34,0x12,0xeb,0xbc
|
|
# GFX10: s_waitcnt_expcnt vcc_hi, 0x1234 ; encoding: [0x34,0x12,0xeb,0xbc]
|
|
|
|
0x34,0x12,0xea,0xbc
|
|
# GFX10: s_waitcnt_expcnt vcc_lo, 0x1234 ; encoding: [0x34,0x12,0xea,0xbc]
|
|
|
|
0x34,0x12,0x7f,0xbd
|
|
# GFX10: s_waitcnt_lgkmcnt exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xbd]
|
|
|
|
0x34,0x12,0x7e,0xbd
|
|
# GFX10: s_waitcnt_lgkmcnt exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xbd]
|
|
|
|
0x34,0x12,0x7c,0xbd
|
|
# GFX10: s_waitcnt_lgkmcnt m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xbd]
|
|
|
|
0x34,0x12,0x00,0xbd
|
|
# GFX10: s_waitcnt_lgkmcnt s0, 0x1234 ; encoding: [0x34,0x12,0x00,0xbd]
|
|
|
|
0xd1,0xc1,0x00,0xbd
|
|
# GFX10: s_waitcnt_lgkmcnt s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x00,0xbd]
|
|
|
|
0x34,0x12,0x69,0xbd
|
|
# GFX10: s_waitcnt_lgkmcnt s105, 0x1234 ; encoding: [0x34,0x12,0x69,0xbd]
|
|
|
|
0x34,0x12,0x6b,0xbd
|
|
# GFX10: s_waitcnt_lgkmcnt vcc_hi, 0x1234 ; encoding: [0x34,0x12,0x6b,0xbd]
|
|
|
|
0x34,0x12,0x6a,0xbd
|
|
# GFX10: s_waitcnt_lgkmcnt vcc_lo, 0x1234 ; encoding: [0x34,0x12,0x6a,0xbd]
|
|
|
|
0x34,0x12,0x7f,0xbc
|
|
# GFX10: s_waitcnt_vmcnt exec_hi, 0x1234 ; encoding: [0x34,0x12,0x7f,0xbc]
|
|
|
|
0x34,0x12,0x7e,0xbc
|
|
# GFX10: s_waitcnt_vmcnt exec_lo, 0x1234 ; encoding: [0x34,0x12,0x7e,0xbc]
|
|
|
|
0x34,0x12,0x7c,0xbc
|
|
# GFX10: s_waitcnt_vmcnt m0, 0x1234 ; encoding: [0x34,0x12,0x7c,0xbc]
|
|
|
|
0x34,0x12,0x00,0xbc
|
|
# GFX10: s_waitcnt_vmcnt s0, 0x1234 ; encoding: [0x34,0x12,0x00,0xbc]
|
|
|
|
0xd1,0xc1,0x00,0xbc
|
|
# GFX10: s_waitcnt_vmcnt s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x00,0xbc]
|
|
|
|
0x34,0x12,0x69,0xbc
|
|
# GFX10: s_waitcnt_vmcnt s105, 0x1234 ; encoding: [0x34,0x12,0x69,0xbc]
|
|
|
|
0x34,0x12,0x6b,0xbc
|
|
# GFX10: s_waitcnt_vmcnt vcc_hi, 0x1234 ; encoding: [0x34,0x12,0x6b,0xbc]
|
|
|
|
0x34,0x12,0x6a,0xbc
|
|
# GFX10: s_waitcnt_vmcnt vcc_lo, 0x1234 ; encoding: [0x34,0x12,0x6a,0xbc]
|
|
|
|
0x34,0x12,0xff,0xbb
|
|
# GFX10: s_waitcnt_vscnt exec_hi, 0x1234 ; encoding: [0x34,0x12,0xff,0xbb]
|
|
|
|
0x34,0x12,0xfe,0xbb
|
|
# GFX10: s_waitcnt_vscnt exec_lo, 0x1234 ; encoding: [0x34,0x12,0xfe,0xbb]
|
|
|
|
0x34,0x12,0xfc,0xbb
|
|
# GFX10: s_waitcnt_vscnt m0, 0x1234 ; encoding: [0x34,0x12,0xfc,0xbb]
|
|
|
|
0x34,0x12,0x80,0xbb
|
|
# GFX10: s_waitcnt_vscnt s0, 0x1234 ; encoding: [0x34,0x12,0x80,0xbb]
|
|
|
|
0xd1,0xc1,0x80,0xbb
|
|
# GFX10: s_waitcnt_vscnt s0, 0xc1d1 ; encoding: [0xd1,0xc1,0x80,0xbb]
|
|
|
|
0x34,0x12,0xe9,0xbb
|
|
# GFX10: s_waitcnt_vscnt s105, 0x1234 ; encoding: [0x34,0x12,0xe9,0xbb]
|
|
|
|
0x34,0x12,0xeb,0xbb
|
|
# GFX10: s_waitcnt_vscnt vcc_hi, 0x1234 ; encoding: [0x34,0x12,0xeb,0xbb]
|
|
|
|
0x34,0x12,0xea,0xbb
|
|
# GFX10: s_waitcnt_vscnt vcc_lo, 0x1234 ; encoding: [0x34,0x12,0xea,0xbb]
|