derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
179 lines
7.1 KiB
Plaintext
179 lines
7.1 KiB
Plaintext
# RUN: llvm-mc -triple=thumbv8.1m.main-none-eabi -mattr=+8msecext,+mve -show-encoding -disassemble < %s 2> %t | FileCheck --check-prefix=CHECK %s
|
|
# RUN: FileCheck --check-prefix=STDERR < %t %s
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x11,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x12,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x13,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x14,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x15,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x16,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x17,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x18,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x19,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x1a,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x1b,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x1c,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x1d,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x1e,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x1f,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x30,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x50,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x70,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0x90,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0xb0,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0xd0,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmsr fpscr, r0 @ encoding: [0xe1,0xee,0x10,0x0a]
|
|
[0xe1,0xee,0xf0,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x11,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x12,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x13,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x14,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x15,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x16,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x17,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x18,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x19,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x1a,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x1b,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x1c,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x1d,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x1e,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x1f,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x30,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x50,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x70,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0x90,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0xb0,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0xd0,0x0a]
|
|
|
|
# STDERR: [[@LINE+2]]:2: warning: potentially undefined instruction encoding
|
|
# CHECK: vmrs r0, fpscr @ encoding: [0xf1,0xee,0x10,0x0a]
|
|
[0xf1,0xee,0xf0,0x0a]
|