Files
TheRock/compiler/amd-llvm/llvm/test/MC/Disassembler/Xtensa/fp.txt
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

216 lines
6.4 KiB
Plaintext

# NOTE: Assertions have been autogenerated by utils/update_mc_test_checks.py UTC_ARGS: --version 5
# RUN: llvm-mc -triple=xtensa -mattr=+fp,+bool -disassemble %s | FileCheck -check-prefixes=CHECK-FLOAT %s
# RUN: not llvm-mc -triple=xtensa -disassemble %s 2>&1 | FileCheck --implicit-check-not=warning: -check-prefixes=CHECK-CORE %s
## Verify that binary code is correctly disassembled with
## fp option enabled. Also verify that dissasembling without
## fp option generates warnings.
[0x10,0x23,0xfa]
# CHECK-FLOAT: abs.s f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x0a]
# CHECK-FLOAT: add.s f2, f3, f4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0xe0,0x23,0xfa]
# CHECK-FLOAT: addexp.s f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0xf0,0x23,0xfa]
# CHECK-FLOAT: addexpm.s f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x50,0x23,0xba]
# CHECK-FLOAT: ceil.s a2, f3, 5
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x30,0x35,0xfa]
# CHECK-FLOAT: const.s f3, 5
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x70,0x23,0xfa]
# CHECK-FLOAT: div0.s f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x7a]
# CHECK-FLOAT: divn.s f2, f3, f4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x50,0x23,0xca]
# CHECK-FLOAT: float.s f2, a3, 5
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x50,0x23,0xaa]
# CHECK-FLOAT: floor.s a2, f3, 5
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x23,0x03,0x02]
# CHECK-FLOAT: lsi f2, a3, 8
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x23,0x83,0x02]
# CHECK-FLOAT: lsip f2, a3, 8
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x08]
# CHECK-FLOAT: lsx f2, a3, a4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x18]
# CHECK-FLOAT: lsxp f2, a3, a4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x4a]
# CHECK-FLOAT: madd.s f2, f3, f4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x6a]
# CHECK-FLOAT: maddn.s f2, f3, f4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0xd0,0x23,0xfa]
# CHECK-FLOAT: mkdadj.s f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0xc0,0x23,0xfa]
# CHECK-FLOAT: mksadj.s f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x00,0x23,0xfa]
# CHECK-FLOAT: mov.s f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x8b]
# CHECK-FLOAT: moveqz.s f2, f3, a4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x00,0x23,0xcb]
# CHECK-FLOAT: movf.s f2, f3, b0
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0xbb]
# CHECK-FLOAT: movgez.s f2, f3, a4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0xab]
# CHECK-FLOAT: movltz.s f2, f3, a4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x9b]
# CHECK-FLOAT: movnez.s f2, f3, a4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x00,0x23,0xdb]
# CHECK-FLOAT: movt.s f2, f3, b0
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x5a]
# CHECK-FLOAT: msub.s f2, f3, f4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x2a]
# CHECK-FLOAT: mul.s f2, f3, f4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x60,0x23,0xfa]
# CHECK-FLOAT: neg.s f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0xb0,0x23,0xfa]
# CHECK-FLOAT: nexp01.s f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x30,0x02,0x2b]
# CHECK-FLOAT: oeq.s b0, f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x30,0x02,0x6b]
# CHECK-FLOAT: ole.s b0, f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x30,0x02,0x4b]
# CHECK-FLOAT: olt.s b0, f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x80,0x23,0xfa]
# CHECK-FLOAT: recip0.s f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0xfa]
# CHECK-FLOAT: rfr a2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x50,0x23,0x8a]
# CHECK-FLOAT: round.s a2, f3, 5
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0xa0,0x23,0xfa]
# CHECK-FLOAT: rsqrt0.s f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x90,0x23,0xfa]
# CHECK-FLOAT: sqrt0.s f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x23,0x43,0x02]
# CHECK-FLOAT: ssi f2, a3, 8
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x23,0xc3,0x02]
# CHECK-FLOAT: ssip f2, a3, 8
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x48]
# CHECK-FLOAT: ssx f2, a3, a4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x58]
# CHECK-FLOAT: ssxp f2, a3, a4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x40,0x23,0x1a]
# CHECK-FLOAT: sub.s f2, f3, f4
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x50,0x23,0x9a]
# CHECK-FLOAT: trunc.s a2, f3, 5
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x30,0x02,0x3b]
# CHECK-FLOAT: ueq.s b0, f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x50,0x23,0xda]
# CHECK-FLOAT: ufloat.s f2, a3, 5
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x30,0x02,0x7b]
# CHECK-FLOAT: ule.s b0, f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x30,0x02,0x5b]
# CHECK-FLOAT: ult.s b0, f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x30,0x02,0x1b]
# CHECK-FLOAT: un.s b0, f2, f3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x50,0x23,0xea]
# CHECK-FLOAT: utrunc.s a2, f3, 5
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x50,0x23,0xfa]
# CHECK-FLOAT: wfr f2, a3
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x80,0x3e,0xe3]
# CHECK-FLOAT: rur a3, fcr
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding
[0x90,0x3e,0xe3]
# CHECK-FLOAT: rur a3, fsr
# CHECK-CORE: :[[@LINE-2]]:2: warning: invalid instruction encoding