derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
311 lines
9.4 KiB
Plaintext
311 lines
9.4 KiB
Plaintext
# RUN: llvm-mc -triple=xtensa -mattr=+mac16 -disassemble %s | FileCheck -check-prefixes=CHECK-MAC16 %s
|
|
# RUN: not llvm-mc -triple=xtensa -disassemble %s 2>&1 | FileCheck --implicit-check-not=warning: -check-prefixes=CHECK-CORE %s
|
|
|
|
## Verify that binary code is correctly disassembled with
|
|
## mac16 option enabled. Also verify that dissasembling without
|
|
## mac16 option generates warnings.
|
|
|
|
[0x34,0x02,0x70]
|
|
# CHECK-MAC16: umul.aa.ll a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x72]
|
|
# CHECK-MAC16: umul.aa.lh a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x71]
|
|
# CHECK-MAC16: umul.aa.hl a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x73]
|
|
# CHECK-MAC16: umul.aa.hh a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x74]
|
|
# CHECK-MAC16: mul.aa.ll a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x76]
|
|
# CHECK-MAC16: mul.aa.lh a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x75]
|
|
# CHECK-MAC16: mul.aa.hl a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x77]
|
|
# CHECK-MAC16: mul.aa.hh a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x02,0x34]
|
|
# CHECK-MAC16: mul.ad.ll a2, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x02,0x36]
|
|
# CHECK-MAC16: mul.ad.lh a2, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x02,0x35]
|
|
# CHECK-MAC16: mul.ad.hl a2, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x02,0x37]
|
|
# CHECK-MAC16: mul.ad.hh a2, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x40,0x64]
|
|
# CHECK-MAC16: mul.da.ll m1, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x40,0x66]
|
|
# CHECK-MAC16: mul.da.lh m1, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x40,0x65]
|
|
# CHECK-MAC16: mul.da.hl m1, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x40,0x67]
|
|
# CHECK-MAC16: mul.da.hh m1, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x40,0x24]
|
|
# CHECK-MAC16: mul.dd.ll m1, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x40,0x26]
|
|
# CHECK-MAC16: mul.dd.lh m1, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x40,0x25]
|
|
# CHECK-MAC16: mul.dd.hl m1, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x40,0x27]
|
|
# CHECK-MAC16: mul.dd.hh m1, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x78]
|
|
# CHECK-MAC16: mula.aa.ll a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x7a]
|
|
# CHECK-MAC16: mula.aa.lh a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x79]
|
|
# CHECK-MAC16: mula.aa.hl a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x7b]
|
|
# CHECK-MAC16: mula.aa.hh a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x02,0x38]
|
|
# CHECK-MAC16: mula.ad.ll a2, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x02,0x3a]
|
|
# CHECK-MAC16: mula.ad.lh a2, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x02,0x39]
|
|
# CHECK-MAC16: mula.ad.hl a2, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x02,0x3b]
|
|
# CHECK-MAC16: mula.ad.hh a2, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x40,0x68]
|
|
# CHECK-MAC16: mula.da.ll m1, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x40,0x6a]
|
|
# CHECK-MAC16: mula.da.lh m1, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x40,0x69]
|
|
# CHECK-MAC16: mula.da.hl m1, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x40,0x6b]
|
|
# CHECK-MAC16: mula.da.hh m1, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x40,0x28]
|
|
# CHECK-MAC16: mula.dd.ll m1, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x40,0x2a]
|
|
# CHECK-MAC16: mula.dd.lh m1, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x40,0x29]
|
|
# CHECK-MAC16: mula.dd.hl m1, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x40,0x2b]
|
|
# CHECK-MAC16: mula.dd.hh m1, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x7c]
|
|
# CHECK-MAC16: muls.aa.ll a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x7e]
|
|
# CHECK-MAC16: muls.aa.lh a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x7d]
|
|
# CHECK-MAC16: muls.aa.hl a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x02,0x7f]
|
|
# CHECK-MAC16: muls.aa.hh a2, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x02,0x3c]
|
|
# CHECK-MAC16: muls.ad.ll a2, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x02,0x3e]
|
|
# CHECK-MAC16: muls.ad.lh a2, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x02,0x3d]
|
|
# CHECK-MAC16: muls.ad.hl a2, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x02,0x3f]
|
|
# CHECK-MAC16: muls.ad.hh a2, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x40,0x6c]
|
|
# CHECK-MAC16: muls.da.ll m1, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x40,0x6e]
|
|
# CHECK-MAC16: muls.da.lh m1, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x40,0x6d]
|
|
# CHECK-MAC16: muls.da.hl m1, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x40,0x6f]
|
|
# CHECK-MAC16: muls.da.hh m1, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x40,0x2c]
|
|
# CHECK-MAC16: muls.dd.ll m1, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x40,0x2e]
|
|
# CHECK-MAC16: muls.dd.lh m1, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x40,0x2d]
|
|
# CHECK-MAC16: muls.dd.hl m1, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x40,0x2f]
|
|
# CHECK-MAC16: muls.dd.hh m1, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x18,0x58]
|
|
# CHECK-MAC16: mula.da.ll.lddec m1, a8, m0, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x18,0x59]
|
|
# CHECK-MAC16: mula.da.hl.lddec m1, a8, m0, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x18,0x5a]
|
|
# CHECK-MAC16: mula.da.lh.lddec m1, a8, m0, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x18,0x5b]
|
|
# CHECK-MAC16: mula.da.hh.lddec m1, a8, m0, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x18,0x18]
|
|
# CHECK-MAC16: mula.dd.ll.lddec m1, a8, m0, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x18,0x19]
|
|
# CHECK-MAC16: mula.dd.hl.lddec m1, a8, m0, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x18,0x1a]
|
|
# CHECK-MAC16: mula.dd.lh.lddec m1, a8, m0, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x18,0x1b]
|
|
# CHECK-MAC16: mula.dd.hh.lddec m1, a8, m0, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x18,0x48]
|
|
# CHECK-MAC16: mula.da.ll.ldinc m1, a8, m0, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x18,0x49]
|
|
# CHECK-MAC16: mula.da.hl.ldinc m1, a8, m0, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x18,0x4a]
|
|
# CHECK-MAC16: mula.da.lh.ldinc m1, a8, m0, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x34,0x18,0x4b]
|
|
# CHECK-MAC16: mula.da.hh.ldinc m1, a8, m0, a3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x18,0x08]
|
|
# CHECK-MAC16: mula.dd.ll.ldinc m1, a8, m0, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x18,0x09]
|
|
# CHECK-MAC16: mula.dd.hl.ldinc m1, a8, m0, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x18,0x0a]
|
|
# CHECK-MAC16: mula.dd.lh.ldinc m1, a8, m0, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x18,0x0b]
|
|
# CHECK-MAC16: mula.dd.hh.ldinc m1, a8, m0, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x08,0x90]
|
|
# CHECK-MAC16: lddec m0, a8
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x04,0x08,0x80]
|
|
# CHECK-MAC16: ldinc m0, a8
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x30,0x10,0x61]
|
|
# CHECK-MAC16: xsr a3, acclo
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x30,0x11,0x61]
|
|
# CHECK-MAC16: xsr a3, acchi
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x30,0x20,0x61]
|
|
# CHECK-MAC16: xsr a3, m0
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x30,0x21,0x61]
|
|
# CHECK-MAC16: xsr a3, m1
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x30,0x22,0x61]
|
|
# CHECK-MAC16: xsr a3, m2
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|
|
|
|
[0x30,0x23,0x61]
|
|
# CHECK-MAC16: xsr a3, m3
|
|
# CHECK-CORE: [[#@LINE-2]]:2: warning: invalid instruction encoding
|