derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
223 lines
11 KiB
ArmAsm
223 lines
11 KiB
ArmAsm
# RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+v %s \
|
|
# RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
# RUN: not llvm-mc -triple=riscv64 -show-encoding %s 2>&1 \
|
|
# RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
# RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+v %s \
|
|
# RUN: | llvm-objdump --no-print-imm-hex -d --mattr=+v - \
|
|
# RUN: | FileCheck %s --check-prefix=CHECK-INST
|
|
|
|
vsll.vv v8, v4, v20, v0.t
|
|
# CHECK-INST: vsll.vv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0x94]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsll.vv v8, v4, v20
|
|
# CHECK-INST: vsll.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0x96]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsll.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vsll.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x94]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsll.vx v8, v4, a0
|
|
# CHECK-INST: vsll.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x96]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsll.vi v8, v4, 31, v0.t
|
|
# CHECK-INST: vsll.vi v8, v4, 31, v0.t
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0x94]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsll.vi v8, v4, 31
|
|
# CHECK-INST: vsll.vi v8, v4, 31
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0x96]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsrl.vv v8, v4, v20, v0.t
|
|
# CHECK-INST: vsrl.vv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0xa0]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsrl.vv v8, v4, v20
|
|
# CHECK-INST: vsrl.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0xa2]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsrl.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vsrl.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0xa0]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsrl.vx v8, v4, a0
|
|
# CHECK-INST: vsrl.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0xa2]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsrl.vi v8, v4, 31, v0.t
|
|
# CHECK-INST: vsrl.vi v8, v4, 31, v0.t
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0xa0]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsrl.vi v8, v4, 31
|
|
# CHECK-INST: vsrl.vi v8, v4, 31
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0xa2]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsra.vv v8, v4, v20, v0.t
|
|
# CHECK-INST: vsra.vv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0xa4]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsra.vv v8, v4, v20
|
|
# CHECK-INST: vsra.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0xa6]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsra.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vsra.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0xa4]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsra.vx v8, v4, a0
|
|
# CHECK-INST: vsra.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0xa6]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsra.vi v8, v4, 31, v0.t
|
|
# CHECK-INST: vsra.vi v8, v4, 31, v0.t
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0xa4]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsra.vi v8, v4, 31
|
|
# CHECK-INST: vsra.vi v8, v4, 31
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0xa6]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsrl.wv v8, v4, v20, v0.t
|
|
# CHECK-INST: vnsrl.wv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0xb0]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsrl.wv v4, v4, v20, v0.t
|
|
# CHECK-INST: vnsrl.wv v4, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x02,0x4a,0xb0]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsrl.wv v8, v4, v20
|
|
# CHECK-INST: vnsrl.wv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0xb2]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsrl.wx v8, v4, a0, v0.t
|
|
# CHECK-INST: vnsrl.wx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0xb0]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsrl.wx v8, v4, a0
|
|
# CHECK-INST: vnsrl.wx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0xb2]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsrl.wi v8, v4, 31, v0.t
|
|
# CHECK-INST: vnsrl.wi v8, v4, 31, v0.t
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0xb0]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsrl.wi v8, v4, 31
|
|
# CHECK-INST: vnsrl.wi v8, v4, 31
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0xb2]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsra.wv v8, v4, v20, v0.t
|
|
# CHECK-INST: vnsra.wv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0xb4]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsra.wv v8, v4, v20
|
|
# CHECK-INST: vnsra.wv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0xb6]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsra.wx v8, v4, a0, v0.t
|
|
# CHECK-INST: vnsra.wx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0xb4]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsra.wx v8, v4, a0
|
|
# CHECK-INST: vnsra.wx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0xb6]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsra.wi v8, v4, 31, v0.t
|
|
# CHECK-INST: vnsra.wi v8, v4, 31, v0.t
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0xb4]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vnsra.wi v8, v4, 31
|
|
# CHECK-INST: vnsra.wi v8, v4, 31
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0xb6]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssrl.vv v8, v4, v20, v0.t
|
|
# CHECK-INST: vssrl.vv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0xa8]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssrl.vv v8, v4, v20
|
|
# CHECK-INST: vssrl.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0xaa]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssrl.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vssrl.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0xa8]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssrl.vx v8, v4, a0
|
|
# CHECK-INST: vssrl.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0xaa]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssrl.vi v8, v4, 31, v0.t
|
|
# CHECK-INST: vssrl.vi v8, v4, 31, v0.t
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0xa8]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssrl.vi v8, v4, 31
|
|
# CHECK-INST: vssrl.vi v8, v4, 31
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0xaa]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssra.vv v8, v4, v20, v0.t
|
|
# CHECK-INST: vssra.vv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0xac]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssra.vv v8, v4, v20
|
|
# CHECK-INST: vssra.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0xae]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssra.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vssra.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0xac]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssra.vx v8, v4, a0
|
|
# CHECK-INST: vssra.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0xae]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssra.vi v8, v4, 31, v0.t
|
|
# CHECK-INST: vssra.vi v8, v4, 31, v0.t
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0xac]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssra.vi v8, v4, 31
|
|
# CHECK-INST: vssra.vi v8, v4, 31
|
|
# CHECK-ENCODING: [0x57,0xb4,0x4f,0xae]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|