derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
258 lines
13 KiB
ArmAsm
258 lines
13 KiB
ArmAsm
# RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+v %s \
|
|
# RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
# RUN: not llvm-mc -triple=riscv64 -show-encoding %s 2>&1 \
|
|
# RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
# RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+v %s \
|
|
# RUN: | llvm-objdump -d --mattr=+v --no-print-imm-hex - \
|
|
# RUN: | FileCheck %s --check-prefix=CHECK-INST
|
|
|
|
vsub.vv v8, v4, v20, v0.t
|
|
# CHECK-INST: vsub.vv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0x08]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsub.vv v8, v4, v20
|
|
# CHECK-INST: vsub.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0x0a]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsub.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vsub.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x08]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsub.vx v8, v4, a0
|
|
# CHECK-INST: vsub.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x0a]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vrsub.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vrsub.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x0c]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vrsub.vx v8, v4, a0
|
|
# CHECK-INST: vrsub.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x0e]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vrsub.vi v8, v4, 15, v0.t
|
|
# CHECK-INST: vrsub.vi v8, v4, 15, v0.t
|
|
# CHECK-ENCODING: [0x57,0xb4,0x47,0x0c]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vrsub.vi v8, v4, 15
|
|
# CHECK-INST: vrsub.vi v8, v4, 15
|
|
# CHECK-ENCODING: [0x57,0xb4,0x47,0x0e]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsubu.vv v8, v4, v20, v0.t
|
|
# CHECK-INST: vwsubu.vv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x24,0x4a,0xc8]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsubu.vv v8, v4, v20
|
|
# CHECK-INST: vwsubu.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x24,0x4a,0xca]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsubu.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vwsubu.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x64,0x45,0xc8]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsubu.vx v8, v4, a0
|
|
# CHECK-INST: vwsubu.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x64,0x45,0xca]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsub.vv v8, v4, v20, v0.t
|
|
# CHECK-INST: vwsub.vv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x24,0x4a,0xcc]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsub.vv v8, v4, v20
|
|
# CHECK-INST: vwsub.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x24,0x4a,0xce]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsub.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vwsub.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x64,0x45,0xcc]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsub.vx v8, v4, a0
|
|
# CHECK-INST: vwsub.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x64,0x45,0xce]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsubu.wv v8, v4, v20, v0.t
|
|
# CHECK-INST: vwsubu.wv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x24,0x4a,0xd8]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsubu.wv v8, v4, v20
|
|
# CHECK-INST: vwsubu.wv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x24,0x4a,0xda]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsubu.wx v8, v4, a0, v0.t
|
|
# CHECK-INST: vwsubu.wx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x64,0x45,0xd8]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsubu.wx v8, v4, a0
|
|
# CHECK-INST: vwsubu.wx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x64,0x45,0xda]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsub.wv v8, v4, v20, v0.t
|
|
# CHECK-INST: vwsub.wv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x24,0x4a,0xdc]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsub.wv v8, v4, v20
|
|
# CHECK-INST: vwsub.wv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x24,0x4a,0xde]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsub.wx v8, v4, a0, v0.t
|
|
# CHECK-INST: vwsub.wx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x64,0x45,0xdc]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vwsub.wx v8, v4, a0
|
|
# CHECK-INST: vwsub.wx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x64,0x45,0xde]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsbc.vvm v8, v4, v20, v0
|
|
# CHECK-INST: vsbc.vvm v8, v4, v20, v0
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0x48]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsbc.vvm v4, v4, v20, v0
|
|
# CHECK-INST: vsbc.vvm v4, v4, v20, v0
|
|
# CHECK-ENCODING: [0x57,0x02,0x4a,0x48]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsbc.vvm v8, v4, v8, v0
|
|
# CHECK-INST: vsbc.vvm v8, v4, v8, v0
|
|
# CHECK-ENCODING: [0x57,0x04,0x44,0x48]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vsbc.vxm v8, v4, a0, v0
|
|
# CHECK-INST: vsbc.vxm v8, v4, a0, v0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x48]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vmsbc.vvm v8, v4, v20, v0
|
|
# CHECK-INST: vmsbc.vvm v8, v4, v20, v0
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0x4c]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vmsbc.vvm v4, v4, v20, v0
|
|
# CHECK-INST: vmsbc.vvm v4, v4, v20, v0
|
|
# CHECK-ENCODING: [0x57,0x02,0x4a,0x4c]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vmsbc.vvm v8, v4, v8, v0
|
|
# CHECK-INST: vmsbc.vvm v8, v4, v8, v0
|
|
# CHECK-ENCODING: [0x57,0x04,0x44,0x4c]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vmsbc.vxm v8, v4, a0, v0
|
|
# CHECK-INST: vmsbc.vxm v8, v4, a0, v0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x4c]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vmsbc.vv v8, v4, v20
|
|
# CHECK-INST: vmsbc.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0x4e]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vmsbc.vx v8, v4, a0
|
|
# CHECK-INST: vmsbc.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x4e]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssubu.vv v8, v4, v20, v0.t
|
|
# CHECK-INST: vssubu.vv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0x88]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssubu.vv v8, v4, v20
|
|
# CHECK-INST: vssubu.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0x8a]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssubu.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vssubu.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x88]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssubu.vx v8, v4, a0
|
|
# CHECK-INST: vssubu.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x8a]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssub.vv v8, v4, v20, v0.t
|
|
# CHECK-INST: vssub.vv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0x8c]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssub.vv v8, v4, v20
|
|
# CHECK-INST: vssub.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x04,0x4a,0x8e]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssub.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vssub.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x8c]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vssub.vx v8, v4, a0
|
|
# CHECK-INST: vssub.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x44,0x45,0x8e]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vasub.vv v8, v4, v20, v0.t
|
|
# CHECK-INST: vasub.vv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x24,0x4a,0x2c]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vasub.vv v8, v4, v20
|
|
# CHECK-INST: vasub.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x24,0x4a,0x2e]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vasub.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vasub.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x64,0x45,0x2c]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vasub.vx v8, v4, a0
|
|
# CHECK-INST: vasub.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x64,0x45,0x2e]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vasubu.vv v8, v4, v20, v0.t
|
|
# CHECK-INST: vasubu.vv v8, v4, v20, v0.t
|
|
# CHECK-ENCODING: [0x57,0x24,0x4a,0x28]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vasubu.vv v8, v4, v20
|
|
# CHECK-INST: vasubu.vv v8, v4, v20
|
|
# CHECK-ENCODING: [0x57,0x24,0x4a,0x2a]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vasubu.vx v8, v4, a0, v0.t
|
|
# CHECK-INST: vasubu.vx v8, v4, a0, v0.t
|
|
# CHECK-ENCODING: [0x57,0x64,0x45,0x28]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|
|
|
|
vasubu.vx v8, v4, a0
|
|
# CHECK-INST: vasubu.vx v8, v4, a0
|
|
# CHECK-ENCODING: [0x57,0x64,0x45,0x2a]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors){{$}}
|