derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
166 lines
7.9 KiB
ArmAsm
166 lines
7.9 KiB
ArmAsm
# RUN: llvm-mc -triple=riscv32 -show-encoding --mattr=+xsfmmbase, \
|
|
# RUN: --mattr=+xsfmm32a32f,+xsfmm32a8i,+xsfmm32a8f,+xsfmm64a64f %s \
|
|
# RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
# RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+xsfmmbase, \
|
|
# RUN: --mattr=+xsfmm32a32f,+xsfmm32a8i,+xsfmm32a8f,+xsfmm64a64f %s \
|
|
# RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
# RUN: not llvm-mc -triple=riscv32 -show-encoding %s 2>&1 \
|
|
# RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
# RUN: not llvm-mc -triple=riscv64 -show-encoding %s 2>&1 \
|
|
# RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
# RUN: llvm-mc -triple=riscv32 -filetype=obj --mattr=+xsfmmbase, \
|
|
# RUN: --mattr=+xsfmm32a32f,+xsfmm32a8i,+xsfmm32a8f,+xsfmm64a64f %s \
|
|
# RUN: | llvm-objdump -d --mattr=+xsfmmbase, \
|
|
# RUN: --mattr=+xsfmm32a32f,+xsfmm32a8i,+xsfmm32a8f,+xsfmm64a64f --no-print-imm-hex - \
|
|
# RUN: | FileCheck %s --check-prefix=CHECK-INST
|
|
# RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+xsfmmbase, \
|
|
# RUN: --mattr=+xsfmm32a32f,+xsfmm32a8i,+xsfmm32a8f,+xsfmm64a64f %s \
|
|
# RUN: | llvm-objdump -d --mattr=+xsfmmbase, \
|
|
# RUN: --mattr=+xsfmm32a32f,+xsfmm32a8i,+xsfmm32a8f,+xsfmm64a64f --no-print-imm-hex - \
|
|
# RUN: | FileCheck %s --check-prefix=CHECK-INST
|
|
|
|
# CHECK-INST: sf.vsettnt a0, a1, e8, w1
|
|
# CHECK-ENCODING: [0x57,0xf5,0x05,0x20]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vsettnt a0, a1, e8, w1
|
|
|
|
# CHECK-INST: sf.vsettnt a0, a1, e16alt, w1
|
|
# CHECK-ENCODING: [0x57,0xf5,0x85,0x30]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vsettnt a0, a1, e16alt, w1
|
|
|
|
# CHECK-INST: sf.vsettnt a0, a1, e8, w1
|
|
# CHECK-ENCODING: [0x57,0xf5,0x05,0x20]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors)
|
|
vsetvli a0, a1, 0x200
|
|
|
|
# CHECK-INST: sf.vsettnt a0, a1, e16alt, w1
|
|
# CHECK-ENCODING: [0x57,0xf5,0x85,0x30]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors)
|
|
vsetvli a0, a1, 0x308
|
|
|
|
# CHECK-INST: sf.vsettn a0, a1
|
|
# CHECK-ENCODING: [0x57,0xf5,0x05,0x84]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vsettn a0, a1
|
|
|
|
# CHECK-INST: sf.vsettm a0, a1
|
|
# CHECK-ENCODING: [0x57,0xf5,0x15,0x84]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vsettm a0, a1
|
|
|
|
# CHECK-INST: sf.vsettk a0, a1
|
|
# CHECK-ENCODING: [0x57,0xf5,0x25,0x84]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vsettk a0, a1
|
|
|
|
# CHECK-INST: sf.vlte8 a0, (a1)
|
|
# CHECK-ENCODING: [0x07,0xf0,0xa5,0x12]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vlte8 a0, (a1)
|
|
|
|
# CHECK-INST: sf.vlte16 a0, (a1)
|
|
# CHECK-ENCODING: [0x07,0xf0,0xa5,0x32]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vlte16 a0, (a1)
|
|
|
|
# CHECK-INST: sf.vlte32 a0, (a1)
|
|
# CHECK-ENCODING: [0x07,0xf0,0xa5,0x52]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vlte32 a0, (a1)
|
|
|
|
# CHECK-INST: sf.vlte64 a0, (a1)
|
|
# CHECK-ENCODING: [0x07,0xf0,0xa5,0x72]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vlte64 a0, (a1)
|
|
|
|
# CHECK-INST: sf.vste8 a0, (a1)
|
|
# CHECK-ENCODING: [0x27,0xf0,0xa5,0x12]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vste8 a0, (a1)
|
|
|
|
# CHECK-INST: sf.vste16 a0, (a1)
|
|
# CHECK-ENCODING: [0x27,0xf0,0xa5,0x32]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vste16 a0, (a1)
|
|
|
|
# CHECK-INST: sf.vste32 a0, (a1)
|
|
# CHECK-ENCODING: [0x27,0xf0,0xa5,0x52]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vste32 a0, (a1)
|
|
|
|
# CHECK-INST: sf.vste64 a0, (a1)
|
|
# CHECK-ENCODING: [0x27,0xf0,0xa5,0x72]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vste64 a0, (a1)
|
|
|
|
# CHECK-INST: sf.vtmv.v.t v8, a0
|
|
# CHECK-ENCODING: [0x57,0x64,0xf5,0x43]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vtmv.v.t v8, a0
|
|
|
|
# CHECK-INST: sf.vtmv.t.v a0, v8
|
|
# CHECK-ENCODING: [0x57,0x60,0x85,0x5e]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vtmv.t.v a0, v8
|
|
|
|
# CHECK-INST: sf.mm.f.f mt2, v8, v9
|
|
# CHECK-ENCODING: [0x77,0x92,0x84,0xf2]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmm32a16f' (TEW=32-bit accumulation, operands - float: 16b, widen=2 (IEEE, BF)), or 'XSfmm32a32f' (TEW=32-bit accumulation, operands - float: 32b), or 'XSfmm64a64f' (TEW=64-bit accumulation, operands - float: fp64){{$}}
|
|
sf.mm.f.f mt2, v8, v9
|
|
|
|
# CHECK-INST: sf.mm.e5m2.e5m2 mt0, v8, v9
|
|
# CHECK-ENCODING: [0x77,0x90,0x84,0xfa]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmm32a8f' (TEW=32-bit accumulation, operands - float: fp8){{$}}
|
|
sf.mm.e5m2.e5m2 mt0, v8, v9
|
|
|
|
# CHECK-INST: sf.mm.e5m2.e4m3 mt4, v8, v9
|
|
# CHECK-ENCODING: [0xf7,0x94,0x84,0xfa]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmm32a8f' (TEW=32-bit accumulation, operands - float: fp8){{$}}
|
|
sf.mm.e5m2.e4m3 mt4, v8, v9
|
|
|
|
# CHECK-INST: sf.mm.e4m3.e5m2 mt8, v8, v9
|
|
# CHECK-ENCODING: [0x77,0x98,0x84,0xfe]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmm32a8f' (TEW=32-bit accumulation, operands - float: fp8){{$}}
|
|
sf.mm.e4m3.e5m2 mt8, v8, v9
|
|
|
|
# CHECK-INST: sf.mm.e4m3.e4m3 mt12, v8, v9
|
|
# CHECK-ENCODING: [0xf7,0x9c,0x84,0xfe]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmm32a8f' (TEW=32-bit accumulation, operands - float: fp8){{$}}
|
|
sf.mm.e4m3.e4m3 mt12, v8, v9
|
|
|
|
# CHECK-INST: sf.mm.u.u mt0, v8, v9
|
|
# CHECK-ENCODING: [0x77,0x80,0x84,0xf2]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmm32a8i' (TEW=32-bit accumulation, operands - int: 8b){{$}}
|
|
sf.mm.u.u mt0, v8, v9
|
|
|
|
# CHECK-INST: sf.mm.s.u mt4, v8, v9
|
|
# CHECK-ENCODING: [0x77,0x84,0x84,0xf6]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmm32a8i' (TEW=32-bit accumulation, operands - int: 8b){{$}}
|
|
sf.mm.s.u mt4, v8, v9
|
|
|
|
# CHECK-INST: sf.mm.u.s mt8, v8, v9
|
|
# CHECK-ENCODING: [0xf7,0x88,0x84,0xf2]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmm32a8i' (TEW=32-bit accumulation, operands - int: 8b){{$}}
|
|
sf.mm.u.s mt8, v8, v9
|
|
|
|
# CHECK-INST: sf.mm.s.s mt12, v8, v9
|
|
# CHECK-ENCODING: [0xf7,0x8c,0x84,0xf6]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmm32a8i' (TEW=32-bit accumulation, operands - int: 8b){{$}}
|
|
sf.mm.s.s mt12, v8, v9
|
|
|
|
# CHECK-INST: sf.vtzero.t mt15
|
|
# CHECK-ENCODING: [0x57,0x6f,0xe0,0x43]
|
|
# CHECK-ERROR: instruction requires the following: 'XSfmmbase' (All non arithmetic instructions for all TEWs and sf.vtzero){{$}}
|
|
sf.vtzero.t mt15
|
|
|
|
# CHECK-INST: vsetvl a2, a0, a1
|
|
# CHECK-ENCODING: [0x57,0x76,0xb5,0x80]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors)
|
|
vsetvl a2, a0, a1
|
|
|
|
# CHECK-INST: vsetvli a0, a1, e8, m1, tu, mu
|
|
# CHECK-ENCODING: [0x57,0xf5,0x05,0x00]
|
|
# CHECK-ERROR: instruction requires the following: 'V' (Vector Extension for Application Processors), 'Zve32x' (Vector Extensions for Embedded Processors)
|
|
vsetvli a0, a1, e8, m1, tu, mu
|