derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
241 lines
9.4 KiB
ArmAsm
241 lines
9.4 KiB
ArmAsm
# Xqcia - Qualcomm uC Arithmetic Extension
|
|
# RUN: not llvm-mc -triple riscv32 -mattr=+xqcia < %s 2>&1 \
|
|
# RUN: | FileCheck -check-prefixes=CHECK,CHECK-PLUS %s
|
|
# RUN: not llvm-mc -triple riscv32 -mattr=-xqcia < %s 2>&1 \
|
|
# RUN: | FileCheck -check-prefixes=CHECK,CHECK-MINUS %s
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:20: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:20: error: invalid operand for instruction
|
|
qc.shlsat x10, x3, 17
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.shlsat x10, x3
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:11: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:11: error: invalid operand for instruction
|
|
qc.shlsat x0, x3, x17
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:16: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:16: error: invalid operand for instruction
|
|
qc.shlsat x10, x0, x17
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:20: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:20: error: invalid operand for instruction
|
|
qc.shlsat x10, x3, x0
|
|
|
|
# CHECK-MINUS: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcia' (Qualcomm uC Arithmetic Extension)
|
|
qc.shlsat x10, x3, x17
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:22: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:22: error: invalid operand for instruction
|
|
qc.shlusat x23, x25, 27
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.shlusat x23, x25
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:12: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:12: error: invalid operand for instruction
|
|
qc.shlusat x0, x25, x27
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:17: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:17: error: invalid operand for instruction
|
|
qc.shlusat x23, x0, x27
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:22: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:22: error: invalid operand for instruction
|
|
qc.shlusat x23, x25, x0
|
|
|
|
# CHECK-MINUS: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcia' (Qualcomm uC Arithmetic Extension)
|
|
qc.shlusat x23, x25, x27
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:21: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:21: error: invalid operand for instruction
|
|
qc.addsat x17, x14, 7
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.addsat x17, x14
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:11: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:11: error: invalid operand for instruction
|
|
qc.addsat x0, x14, x7
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:16: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:16: error: invalid operand for instruction
|
|
qc.addsat x17, x0, x7
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:21: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:21: error: invalid operand for instruction
|
|
qc.addsat x17, x14, x0
|
|
|
|
# CHECK-MINUS: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcia' (Qualcomm uC Arithmetic Extension)
|
|
qc.addsat x17, x14, x7
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:21: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:21: error: invalid operand for instruction
|
|
qc.addusat x8, x18, 28
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.addusat x8, x18
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:12: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:12: error: invalid operand for instruction
|
|
qc.addusat x0, x18, x28
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:16: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:16: error: invalid operand for instruction
|
|
qc.addusat x8, x0, x28
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:21: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:21: error: invalid operand for instruction
|
|
qc.addusat x8, x18, x0
|
|
|
|
# CHECK-MINUS: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcia' (Qualcomm uC Arithmetic Extension)
|
|
qc.addusat x8, x18, x28
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:20: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:20: error: invalid operand for instruction
|
|
qc.subsat x22, x2, 12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.subsat x22, x2
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:11: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:11: error: invalid operand for instruction
|
|
qc.subsat x0, x2, x12
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:16: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:16: error: invalid operand for instruction
|
|
qc.subsat x22, x0, x12
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:20: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:20: error: invalid operand for instruction
|
|
qc.subsat x22, x2, x0
|
|
|
|
# CHECK-MINUS: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcia' (Qualcomm uC Arithmetic Extension)
|
|
qc.subsat x22, x2, x12
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:21: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:21: error: invalid operand for instruction
|
|
qc.subusat x9, x14, 17
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.subusat x9, x14
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:12: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:12: error: invalid operand for instruction
|
|
qc.subusat x0, x14, x17
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:16: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:16: error: invalid operand for instruction
|
|
qc.subusat x9, x0, x17
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:21: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:21: error: invalid operand for instruction
|
|
qc.subusat x9, x14, x0
|
|
|
|
# CHECK-MINUS: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcia' (Qualcomm uC Arithmetic Extension)
|
|
qc.subusat x9, x14, x17
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:18: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:18: error: invalid operand for instruction
|
|
qc.wrap x3, x30, 23
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.wrap x3, x30
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:9: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:9: error: invalid operand for instruction
|
|
qc.wrap x0, x30, x23
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:18: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:18: error: invalid operand for instruction
|
|
qc.wrap x3, x30, x0
|
|
|
|
# CHECK-MINUS: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcia' (Qualcomm uC Arithmetic Extension)
|
|
qc.wrap x3, x30, x23
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:10: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:10: error: invalid operand for instruction
|
|
qc.wrapi x0, 12, 2047
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:10: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:10: error: invalid operand for instruction
|
|
qc.wrapi x0, x12, 2047
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:14: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:14: error: invalid operand for instruction
|
|
qc.wrapi x6, x0, 2047
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.wrapi x6, x12
|
|
|
|
# CHECK-PLUS: :[[@LINE+1]]:19: error: immediate must be an integer in the range [0, 2047]
|
|
qc.wrapi x6, x12, 2048
|
|
|
|
# CHECK-MINUS: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcia' (Qualcomm uC Arithmetic Extension)
|
|
qc.wrapi x6, x12, 2047
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:13: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:13: error: invalid operand for instruction
|
|
qc.norm x3, 7
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.norm x3
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:9: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:9: error: invalid operand for instruction
|
|
qc.norm x0, x7
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:13: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:13: error: invalid operand for instruction
|
|
qc.norm x3, x0
|
|
|
|
# CHECK-MINUS: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcia' (Qualcomm uC Arithmetic Extension)
|
|
qc.norm x3, x7
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:15: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:15: error: invalid operand for instruction
|
|
qc.normu x11, 17
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.normu x11
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:10: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:10: error: invalid operand for instruction
|
|
qc.normu x0, x17
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:15: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:15: error: invalid operand for instruction
|
|
qc.normu x11, x0
|
|
|
|
# CHECK-MINUS: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcia' (Qualcomm uC Arithmetic Extension)
|
|
qc.normu x11, x17
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:16: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:16: error: invalid operand for instruction
|
|
qc.normeu x26, 31
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.normeu x26
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:11: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:11: error: invalid operand for instruction
|
|
qc.normeu x0, x31
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:16: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:16: error: invalid operand for instruction
|
|
qc.normeu x26, x0
|
|
|
|
# CHECK-MINUS: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcia' (Qualcomm uC Arithmetic Extension)
|
|
qc.normeu x26, x31
|