derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
166 lines
6.1 KiB
ArmAsm
166 lines
6.1 KiB
ArmAsm
# Xqcicm - Qualcomm uC Conditional Move Extension
|
|
# RUN: not llvm-mc -triple riscv32 -mattr=+xqcicm < %s 2>&1 \
|
|
# RUN: | FileCheck -check-prefixes=CHECK,CHECK-IMM %s
|
|
# RUN: not llvm-mc -triple riscv32 -mattr=-xqcicm < %s 2>&1 \
|
|
# RUN: | FileCheck -check-prefixes=CHECK,CHECK-EXT %s
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:12: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:12: error: invalid operand for instruction
|
|
qc.c.mveqz 9, x10
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.c.mveqz x9
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.c.mveqz x9, x10
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:9: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:9: error: invalid operand for instruction
|
|
qc.mveq 9, x10, x11, x12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.mveq x9
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.mveq x9, x10, x11, x12
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:9: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:9: error: invalid operand for instruction
|
|
qc.mvge 9, x10, x11, x12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.mvge x9
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.mvge x9, x10, x11, x12
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:10: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:10: error: invalid operand for instruction
|
|
qc.mvgeu 9, x10, x11, x12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.mvgeu x9
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.mvgeu x9, x10, x11, x12
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:9: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:9: error: invalid operand for instruction
|
|
qc.mvlt 9, x10, x11, x12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.mvlt x9
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.mvlt x9, x10, x11, x12
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:10: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:10: error: invalid operand for instruction
|
|
qc.mvltu 9, x10, x11, x12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.mvltu x9
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.mvltu x9, x10, x11, x12
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:9: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:9: error: invalid operand for instruction
|
|
qc.mvne 9, x10, x11, x12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.mvne x9
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.mvne x9, x10, x11, x12
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:10: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:10: error: invalid operand for instruction
|
|
qc.mveqi 9, x10, 5, x12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.mveqi x9
|
|
|
|
# CHECK-IMM: :[[@LINE+1]]:19: error: immediate must be an integer in the range [-16, 15]
|
|
qc.mveqi x9, x10, 17, x12
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.mveqi x9, x10, 5, x12
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:10: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:10: error: invalid operand for instruction
|
|
qc.mvgei 9, x10, 5, x12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.mvgei x9
|
|
|
|
# CHECK-IMM: :[[@LINE+1]]:19: error: immediate must be an integer in the range [-16, 15]
|
|
qc.mvgei x9, x10, 17, x12
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.mvgei x9, x10, 5, x12
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:10: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:10: error: invalid operand for instruction
|
|
qc.mvlti 9, x10, 5, x12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.mvlti x9
|
|
|
|
# CHECK-IMM: :[[@LINE+1]]:19: error: immediate must be an integer in the range [-16, 15]
|
|
qc.mvlti x9, x10, 17, x12
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.mvlti x9, x10, 5, x12
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:10: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:10: error: invalid operand for instruction
|
|
qc.mvnei 9, x10, 5, x12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.mvnei x9
|
|
|
|
# CHECK-IMM: :[[@LINE+1]]:19: error: immediate must be an integer in the range [-16, 15]
|
|
qc.mvnei x9, x10, 17, x12
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.mvnei x9, x10, 5, x12
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:11: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:11: error: invalid operand for instruction
|
|
qc.mvltui 9, x10, 5, x12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.mvltui x9
|
|
|
|
# CHECK-IMM: :[[@LINE+1]]:20: error: immediate must be an integer in the range [0, 31]
|
|
qc.mvltui x9, x10, 37, x12
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.mvltui x9, x10, 5, x12
|
|
|
|
|
|
# CHECK-PLUS: :[[@LINE+2]]:11: error: register must be a GPR excluding zero (x0)
|
|
# CHECK-MINUS: :[[@LINE+1]]:11: error: invalid operand for instruction
|
|
qc.mvgeui 9, x10, 5, x12
|
|
|
|
# CHECK: :[[@LINE+1]]:1: error: too few operands for instruction
|
|
qc.mvgeui x9
|
|
|
|
# CHECK-IMM: :[[@LINE+1]]:20: error: immediate must be an integer in the range [0, 31]
|
|
qc.mvgeui x9, x10, 37, x12
|
|
|
|
# CHECK-EXT: :[[@LINE+1]]:1: error: instruction requires the following: 'Xqcicm' (Qualcomm uC Conditional Move Extension)
|
|
qc.mvgeui x9, x10, 5, x12
|