CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
582 lines
18 KiB
LLVM
582 lines
18 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --check-globals --version 2
|
|
; RUN: opt -passes=gvn -S < %s | FileCheck %s
|
|
|
|
declare void @use.ptr(ptr) memory(none)
|
|
declare void @use.i64(i64) memory(none)
|
|
declare void @use.i32(i32) memory(none)
|
|
|
|
define i32 @test1(ptr %p) {
|
|
; CHECK-LABEL: define i32 @test1
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i32, ptr [[P]], align 4, !range [[RNG0:![0-9]+]]
|
|
; CHECK-NEXT: [[C:%.*]] = add i32 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i32 [[C]]
|
|
;
|
|
%a = load i32, ptr %p, !range !0
|
|
%b = load i32, ptr %p, !range !0
|
|
%c = add i32 %a, %b
|
|
ret i32 %c
|
|
}
|
|
|
|
define i32 @test2(ptr %p) {
|
|
; CHECK-LABEL: define i32 @test2
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i32, ptr [[P]], align 4
|
|
; CHECK-NEXT: [[C:%.*]] = add i32 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i32 [[C]]
|
|
;
|
|
%a = load i32, ptr %p, !range !0
|
|
%b = load i32, ptr %p
|
|
%c = add i32 %a, %b
|
|
ret i32 %c
|
|
}
|
|
|
|
define i32 @test3(ptr %p) {
|
|
; CHECK-LABEL: define i32 @test3
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i32, ptr [[P]], align 4, !range [[RNG1:![0-9]+]]
|
|
; CHECK-NEXT: [[C:%.*]] = add i32 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i32 [[C]]
|
|
;
|
|
%a = load i32, ptr %p, !range !0
|
|
%b = load i32, ptr %p, !range !1
|
|
%c = add i32 %a, %b
|
|
ret i32 %c
|
|
}
|
|
|
|
define i32 @test4(ptr %p) {
|
|
; CHECK-LABEL: define i32 @test4
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i32, ptr [[P]], align 4, !range [[RNG2:![0-9]+]]
|
|
; CHECK-NEXT: [[C:%.*]] = add i32 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i32 [[C]]
|
|
;
|
|
%a = load i32, ptr %p, !range !0
|
|
%b = load i32, ptr %p, !range !2
|
|
%c = add i32 %a, %b
|
|
ret i32 %c
|
|
}
|
|
|
|
define i32 @test5(ptr %p) {
|
|
; CHECK-LABEL: define i32 @test5
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i32, ptr [[P]], align 4, !range [[RNG3:![0-9]+]]
|
|
; CHECK-NEXT: [[C:%.*]] = add i32 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i32 [[C]]
|
|
;
|
|
%a = load i32, ptr %p, !range !3
|
|
%b = load i32, ptr %p, !range !4
|
|
%c = add i32 %a, %b
|
|
ret i32 %c
|
|
}
|
|
|
|
define i32 @test6(ptr %p) {
|
|
; CHECK-LABEL: define i32 @test6
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i32, ptr [[P]], align 4, !range [[RNG4:![0-9]+]]
|
|
; CHECK-NEXT: [[C:%.*]] = add i32 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i32 [[C]]
|
|
;
|
|
%a = load i32, ptr %p, !range !5
|
|
%b = load i32, ptr %p, !range !6
|
|
%c = add i32 %a, %b
|
|
ret i32 %c
|
|
}
|
|
|
|
define i32 @test7(ptr %p) {
|
|
; CHECK-LABEL: define i32 @test7
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i32, ptr [[P]], align 4, !range [[RNG5:![0-9]+]]
|
|
; CHECK-NEXT: [[C:%.*]] = add i32 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i32 [[C]]
|
|
;
|
|
%a = load i32, ptr %p, !range !7
|
|
%b = load i32, ptr %p, !range !8
|
|
%c = add i32 %a, %b
|
|
ret i32 %c
|
|
}
|
|
|
|
define i32 @test8(ptr %p) {
|
|
; CHECK-LABEL: define i32 @test8
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i32, ptr [[P]], align 4
|
|
; CHECK-NEXT: [[C:%.*]] = add i32 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i32 [[C]]
|
|
;
|
|
%a = load i32, ptr %p, !range !9
|
|
%b = load i32, ptr %p, !range !10
|
|
%c = add i32 %a, %b
|
|
ret i32 %c
|
|
}
|
|
|
|
define i32 @load_noundef_load(ptr %p) {
|
|
; CHECK-LABEL: define i32 @load_noundef_load
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i32, ptr [[P]], align 4, !range [[RNG0]], !noundef [[META6:![0-9]+]]
|
|
; CHECK-NEXT: [[C:%.*]] = add i32 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i32 [[C]]
|
|
;
|
|
%a = load i32, ptr %p, !range !0, !noundef !11
|
|
%b = load i32, ptr %p, !range !1
|
|
%c = add i32 %a, %b
|
|
ret i32 %c
|
|
}
|
|
|
|
define i32 @load_load_noundef(ptr %p) {
|
|
; CHECK-LABEL: define i32 @load_load_noundef
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i32, ptr [[P]], align 4, !range [[RNG1]]
|
|
; CHECK-NEXT: [[C:%.*]] = add i32 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i32 [[C]]
|
|
;
|
|
%a = load i32, ptr %p, !range !0
|
|
%b = load i32, ptr %p, !range !1, !noundef !11
|
|
%c = add i32 %a, %b
|
|
ret i32 %c
|
|
}
|
|
|
|
define void @load_dereferenceable_dominating(ptr %p) {
|
|
; CHECK-LABEL: define void @load_dereferenceable_dominating
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load ptr, ptr [[P]], align 8, !dereferenceable [[META7:![0-9]+]]
|
|
; CHECK-NEXT: call void @use.ptr(ptr [[A]])
|
|
; CHECK-NEXT: call void @use.ptr(ptr [[A]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%a = load ptr, ptr %p, !dereferenceable !{i64 10}
|
|
%b = load ptr, ptr %p
|
|
call void @use.ptr(ptr %a)
|
|
call void @use.ptr(ptr %b)
|
|
ret void
|
|
}
|
|
|
|
define void @load_dereferenceable_not_dominating(ptr %p) {
|
|
; CHECK-LABEL: define void @load_dereferenceable_not_dominating
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load ptr, ptr [[P]], align 8
|
|
; CHECK-NEXT: call void @use.ptr(ptr [[A]])
|
|
; CHECK-NEXT: call void @use.ptr(ptr [[A]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%a = load ptr, ptr %p
|
|
%b = load ptr, ptr %p, !dereferenceable !{i64 10}
|
|
call void @use.ptr(ptr %a)
|
|
call void @use.ptr(ptr %b)
|
|
ret void
|
|
}
|
|
|
|
define void @load_ptr_nonnull_to_i64(ptr %p) {
|
|
; CHECK-LABEL: define void @load_ptr_nonnull_to_i64
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[VAL:%.*]] = load ptr, ptr [[P]], align 8
|
|
; CHECK-NEXT: [[VAL_INT:%.*]] = ptrtoint ptr [[VAL]] to i64
|
|
; CHECK-NEXT: call void @use.i64(i64 [[VAL_INT]])
|
|
; CHECK-NEXT: call void @use.i64(i64 [[VAL_INT]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%val = load ptr, ptr %p, align 8, !nonnull !{}
|
|
%val.int = ptrtoint ptr %val to i64
|
|
%val2 = load i64, ptr %p, align 8
|
|
call void @use.i64(i64 %val.int)
|
|
call void @use.i64(i64 %val2)
|
|
ret void
|
|
}
|
|
|
|
define void @load_ptr_nonnull_noundef_to_i64(ptr %p) {
|
|
; CHECK-LABEL: define void @load_ptr_nonnull_noundef_to_i64
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[VAL:%.*]] = load ptr, ptr [[P]], align 8, !nonnull [[META6]], !noundef [[META6]]
|
|
; CHECK-NEXT: [[VAL_INT:%.*]] = ptrtoint ptr [[VAL]] to i64
|
|
; CHECK-NEXT: call void @use.i64(i64 [[VAL_INT]])
|
|
; CHECK-NEXT: call void @use.i64(i64 [[VAL_INT]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%val = load ptr, ptr %p, align 8, !nonnull !{}, !noundef !{}
|
|
%val.int = ptrtoint ptr %val to i64
|
|
%val2 = load i64, ptr %p, align 8
|
|
call void @use.i64(i64 %val.int)
|
|
call void @use.i64(i64 %val2)
|
|
ret void
|
|
}
|
|
|
|
define void @load_ptr_invariant_load_to_i64(ptr %p) {
|
|
; CHECK-LABEL: define void @load_ptr_invariant_load_to_i64
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[VAL:%.*]] = load ptr, ptr [[P]], align 8, !invariant.load [[META6]]
|
|
; CHECK-NEXT: [[VAL_INT:%.*]] = ptrtoint ptr [[VAL]] to i64
|
|
; CHECK-NEXT: call void @use.i64(i64 [[VAL_INT]])
|
|
; CHECK-NEXT: call void @use.i64(i64 [[VAL_INT]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%val = load ptr, ptr %p, align 8, !invariant.load !{}
|
|
%val.int = ptrtoint ptr %val to i64
|
|
%val2 = load i64, ptr %p, align 8
|
|
call void @use.i64(i64 %val.int)
|
|
call void @use.i64(i64 %val2)
|
|
ret void
|
|
}
|
|
|
|
define void @load_ptr_dereferenceable_to_i64(ptr %p) {
|
|
; CHECK-LABEL: define void @load_ptr_dereferenceable_to_i64
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[VAL:%.*]] = load ptr, ptr [[P]], align 8, !dereferenceable [[META7]]
|
|
; CHECK-NEXT: [[VAL_INT:%.*]] = ptrtoint ptr [[VAL]] to i64
|
|
; CHECK-NEXT: call void @use.i64(i64 [[VAL_INT]])
|
|
; CHECK-NEXT: call void @use.i64(i64 [[VAL_INT]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%val = load ptr, ptr %p, align 8, !dereferenceable !{i64 10}
|
|
%val.int = ptrtoint ptr %val to i64
|
|
%val2 = load i64, ptr %p, align 8
|
|
call void @use.i64(i64 %val.int)
|
|
call void @use.i64(i64 %val2)
|
|
ret void
|
|
}
|
|
|
|
define void @load_ptr_dereferenceable_or_null_to_i64(ptr %p) {
|
|
; CHECK-LABEL: define void @load_ptr_dereferenceable_or_null_to_i64
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[VAL:%.*]] = load ptr, ptr [[P]], align 8, !dereferenceable_or_null [[META7]]
|
|
; CHECK-NEXT: [[VAL_INT:%.*]] = ptrtoint ptr [[VAL]] to i64
|
|
; CHECK-NEXT: call void @use.i64(i64 [[VAL_INT]])
|
|
; CHECK-NEXT: call void @use.i64(i64 [[VAL_INT]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%val = load ptr, ptr %p, align 8, !dereferenceable_or_null !{i64 10}
|
|
%val.int = ptrtoint ptr %val to i64
|
|
%val2 = load i64, ptr %p, align 8
|
|
call void @use.i64(i64 %val.int)
|
|
call void @use.i64(i64 %val2)
|
|
ret void
|
|
}
|
|
|
|
define void @load_ptr_nonnull_to_i32(ptr %p) {
|
|
; CHECK-LABEL: define void @load_ptr_nonnull_to_i32
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[VAL:%.*]] = load ptr, ptr [[P]], align 8
|
|
; CHECK-NEXT: [[VAL_INT:%.*]] = ptrtoint ptr [[VAL]] to i64
|
|
; CHECK-NEXT: [[TMP1:%.*]] = trunc i64 [[VAL_INT]] to i32
|
|
; CHECK-NEXT: call void @use.i64(i64 [[VAL_INT]])
|
|
; CHECK-NEXT: call void @use.i32(i32 [[TMP1]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%val = load ptr, ptr %p, align 8, !nonnull !{}
|
|
%val.int = ptrtoint ptr %val to i64
|
|
%val2 = load i32, ptr %p, align 8
|
|
call void @use.i64(i64 %val.int)
|
|
call void @use.i32(i32 %val2)
|
|
ret void
|
|
}
|
|
|
|
define void @load_i64_range_to_i32_range(ptr %p) {
|
|
; CHECK-LABEL: define void @load_i64_range_to_i32_range
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[VAL:%.*]] = load i64, ptr [[P]], align 8
|
|
; CHECK-NEXT: [[TMP1:%.*]] = trunc i64 [[VAL]] to i32
|
|
; CHECK-NEXT: call void @use.i64(i64 [[VAL]])
|
|
; CHECK-NEXT: call void @use.i32(i32 [[TMP1]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%val = load i64, ptr %p, align 8, !range !{i64 0, i64 10}
|
|
%val2 = load i32, ptr %p, align 8, !range !{i32 0, i32 10}
|
|
call void @use.i64(i64 %val)
|
|
call void @use.i32(i32 %val2)
|
|
ret void
|
|
}
|
|
|
|
define i64 @load_is_stored(ptr %p, ptr %p2) {
|
|
; CHECK-LABEL: define i64 @load_is_stored
|
|
; CHECK-SAME: (ptr [[P:%.*]], ptr [[P2:%.*]]) {
|
|
; CHECK-NEXT: [[V1:%.*]] = load i64, ptr [[P]], align 4, !range [[RNG8:![0-9]+]]
|
|
; CHECK-NEXT: store i64 [[V1]], ptr [[P2]], align 4
|
|
; CHECK-NEXT: ret i64 [[V1]]
|
|
;
|
|
%v1 = load i64, ptr %p, !range !{i64 0, i64 10}
|
|
store i64 %v1, ptr %p2
|
|
%v2 = load i64, ptr %p2
|
|
ret i64 %v2
|
|
}
|
|
|
|
define void @non_local_dominating(i1 %c, ptr %p) {
|
|
; CHECK-LABEL: define void @non_local_dominating
|
|
; CHECK-SAME: (i1 [[C:%.*]], ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[V1:%.*]] = load i64, ptr [[P]], align 4, !range [[RNG9:![0-9]+]]
|
|
; CHECK-NEXT: br i1 [[C]], label [[IF:%.*]], label [[JOIN:%.*]]
|
|
; CHECK: if:
|
|
; CHECK-NEXT: br label [[JOIN]]
|
|
; CHECK: join:
|
|
; CHECK-NEXT: call void @use.i64(i64 [[V1]])
|
|
; CHECK-NEXT: call void @use.i64(i64 [[V1]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%v1 = load i64, ptr %p, !range !{i64 0, i64 10}
|
|
br i1 %c, label %if, label %join
|
|
|
|
if:
|
|
br label %join
|
|
|
|
join:
|
|
%v2 = load i64, ptr %p, !range !{i64 20, i64 30}
|
|
call void @use.i64(i64 %v1)
|
|
call void @use.i64(i64 %v2)
|
|
ret void
|
|
}
|
|
|
|
define void @non_local_non_dominating(i1 %c, ptr %p) {
|
|
; CHECK-LABEL: define void @non_local_non_dominating
|
|
; CHECK-SAME: (i1 [[C:%.*]], ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: br i1 [[C]], label [[IF:%.*]], label [[ELSE:%.*]]
|
|
; CHECK: if:
|
|
; CHECK-NEXT: [[V1:%.*]] = load i64, ptr [[P]], align 4, !range [[RNG9]]
|
|
; CHECK-NEXT: call void @use.i64(i64 [[V1]])
|
|
; CHECK-NEXT: br label [[JOIN:%.*]]
|
|
; CHECK: else:
|
|
; CHECK-NEXT: [[V2:%.*]] = load i64, ptr [[P]], align 4, !range [[RNG10:![0-9]+]]
|
|
; CHECK-NEXT: call void @use.i64(i64 [[V2]])
|
|
; CHECK-NEXT: br label [[JOIN]]
|
|
; CHECK: join:
|
|
; CHECK-NEXT: [[V3:%.*]] = phi i64 [ [[V2]], [[ELSE]] ], [ [[V1]], [[IF]] ]
|
|
; CHECK-NEXT: call void @use.i64(i64 [[V3]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
br i1 %c, label %if, label %else
|
|
|
|
if:
|
|
%v1 = load i64, ptr %p, !range !{i64 0, i64 10}
|
|
call void @use.i64(i64 %v1)
|
|
br label %join
|
|
|
|
else:
|
|
%v2 = load i64, ptr %p, !range !{i64 10, i64 20}
|
|
call void @use.i64(i64 %v2)
|
|
br label %join
|
|
|
|
join:
|
|
%v3 = load i64, ptr %p, !range !{i64 20, i64 30}
|
|
call void @use.i64(i64 %v3)
|
|
ret void
|
|
}
|
|
|
|
define void @non_local_coerced(i1 %c, ptr %p) {
|
|
; CHECK-LABEL: define void @non_local_coerced
|
|
; CHECK-SAME: (i1 [[C:%.*]], ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[V1_PTR:%.*]] = load ptr, ptr [[P]], align 8
|
|
; CHECK-NEXT: [[V1:%.*]] = ptrtoint ptr [[V1_PTR]] to i64
|
|
; CHECK-NEXT: br i1 [[C]], label [[IF:%.*]], label [[JOIN:%.*]]
|
|
; CHECK: if:
|
|
; CHECK-NEXT: br label [[JOIN]]
|
|
; CHECK: join:
|
|
; CHECK-NEXT: call void @use.i64(i64 [[V1]])
|
|
; CHECK-NEXT: call void @use.i64(i64 [[V1]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%v1.ptr = load ptr, ptr %p, !nonnull !{}
|
|
%v1 = ptrtoint ptr %v1.ptr to i64
|
|
br i1 %c, label %if, label %join
|
|
|
|
if:
|
|
br label %join
|
|
|
|
join:
|
|
%v2 = load i64, ptr %p, !range !{i64 20, i64 30}
|
|
call void @use.i64(i64 %v1)
|
|
call void @use.i64(i64 %v2)
|
|
ret void
|
|
}
|
|
|
|
define void @non_local_pre(i1 %c, ptr %p) {
|
|
; CHECK-LABEL: define void @non_local_pre
|
|
; CHECK-SAME: (i1 [[C:%.*]], ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[V2_PRE:%.*]] = load i64, ptr [[P]], align 4, !range [[RNG9]]
|
|
; CHECK-NEXT: br i1 [[C]], label [[IF:%.*]], label [[JOIN:%.*]]
|
|
; CHECK: if:
|
|
; CHECK-NEXT: call void @use.i64(i64 [[V2_PRE]])
|
|
; CHECK-NEXT: br label [[JOIN]]
|
|
; CHECK: join:
|
|
; CHECK-NEXT: call void @use.i64(i64 [[V2_PRE]])
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
br i1 %c, label %if, label %join
|
|
|
|
if:
|
|
%v1 = load i64, ptr %p, !range !{i64 0, i64 10}
|
|
call void @use.i64(i64 %v1)
|
|
br label %join
|
|
|
|
join:
|
|
%v2 = load i64, ptr %p, !range !{i64 20, i64 30}
|
|
call void @use.i64(i64 %v2)
|
|
ret void
|
|
}
|
|
|
|
; We should preserve the !nosanitize if both insns have it.
|
|
define void @test_nosanitize1(ptr %p) {
|
|
; CHECK-LABEL: define void @test_nosanitize1
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[V1:%.*]] = load i32, ptr [[P]], align 4, !nosanitize [[META6]]
|
|
; CHECK-NEXT: [[COND:%.*]] = icmp eq i32 [[V1]], 0
|
|
; CHECK-NEXT: br i1 [[COND]], label [[IF:%.*]], label [[JOIN:%.*]]
|
|
; CHECK: if:
|
|
; CHECK-NEXT: call void @use.i32(i32 0)
|
|
; CHECK-NEXT: br label [[JOIN]]
|
|
; CHECK: join:
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%v1 = load i32, ptr %p, !nosanitize !11
|
|
%cond = icmp eq i32 %v1, 0
|
|
br i1 %cond, label %if, label %join
|
|
|
|
if:
|
|
%v2 = load i32, ptr %p, !nosanitize !11
|
|
call void @use.i32(i32 %v2)
|
|
br label %join
|
|
|
|
join:
|
|
ret void
|
|
}
|
|
|
|
define void @test_nosanitize2(ptr %p) {
|
|
; CHECK-LABEL: define void @test_nosanitize2
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[V1:%.*]] = load i32, ptr [[P]], align 4
|
|
; CHECK-NEXT: [[COND:%.*]] = icmp eq i32 [[V1]], 0
|
|
; CHECK-NEXT: br i1 [[COND]], label [[IF:%.*]], label [[JOIN:%.*]]
|
|
; CHECK: if:
|
|
; CHECK-NEXT: call void @use.i32(i32 0)
|
|
; CHECK-NEXT: br label [[JOIN]]
|
|
; CHECK: join:
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%v1 = load i32, ptr %p, !nosanitize !11
|
|
%cond = icmp eq i32 %v1, 0
|
|
br i1 %cond, label %if, label %join
|
|
|
|
if:
|
|
%v2 = load i32, ptr %p
|
|
call void @use.i32(i32 %v2)
|
|
br label %join
|
|
|
|
join:
|
|
ret void
|
|
}
|
|
|
|
define void @test_nosanitize3(ptr %p) {
|
|
; CHECK-LABEL: define void @test_nosanitize3
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[V1:%.*]] = load i32, ptr [[P]], align 4
|
|
; CHECK-NEXT: [[COND:%.*]] = icmp eq i32 [[V1]], 0
|
|
; CHECK-NEXT: br i1 [[COND]], label [[IF:%.*]], label [[JOIN:%.*]]
|
|
; CHECK: if:
|
|
; CHECK-NEXT: call void @use.i32(i32 0)
|
|
; CHECK-NEXT: br label [[JOIN]]
|
|
; CHECK: join:
|
|
; CHECK-NEXT: ret void
|
|
;
|
|
%v1 = load i32, ptr %p
|
|
%cond = icmp eq i32 %v1, 0
|
|
br i1 %cond, label %if, label %join
|
|
|
|
if:
|
|
%v2 = load i32, ptr %p, !nosanitize !11
|
|
call void @use.i32(i32 %v2)
|
|
br label %join
|
|
|
|
join:
|
|
ret void
|
|
}
|
|
|
|
; Both loads have the same !mem.cache_hint node so we preserve it after GVN deduplication.
|
|
define i64 @test_mem_cache_hint_both(ptr %p) {
|
|
; CHECK-LABEL: define i64 @test_mem_cache_hint_both
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i64, ptr [[P]], align 4, !mem.cache_hint [[META11:![0-9]+]]
|
|
; CHECK-NEXT: [[C:%.*]] = add i64 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i64 [[C]]
|
|
;
|
|
%a = load i64, ptr %p, !mem.cache_hint !12
|
|
%b = load i64, ptr %p, !mem.cache_hint !12
|
|
%c = add i64 %a, %b
|
|
ret i64 %c
|
|
}
|
|
|
|
; Cache hint values can be integer constants.
|
|
define i64 @test_mem_cache_hint_integer_value(ptr %p) {
|
|
; CHECK-LABEL: define i64 @test_mem_cache_hint_integer_value
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i64, ptr [[P]], align 4, !mem.cache_hint [[META13:![0-9]+]]
|
|
; CHECK-NEXT: [[C:%.*]] = add i64 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i64 [[C]]
|
|
;
|
|
%a = load i64, ptr %p, !mem.cache_hint !14
|
|
%b = load i64, ptr %p, !mem.cache_hint !14
|
|
%c = add i64 %a, %b
|
|
ret i64 %c
|
|
}
|
|
|
|
; Only one load has !mem.cache_hint so we drop the metadata after GVN deduplication.
|
|
define i64 @test_mem_cache_hint_one(ptr %p) {
|
|
; CHECK-LABEL: define i64 @test_mem_cache_hint_one
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i64, ptr [[P]], align 4
|
|
; CHECK-NEXT: [[C:%.*]] = add i64 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i64 [[C]]
|
|
;
|
|
%a = load i64, ptr %p, !mem.cache_hint !12
|
|
%b = load i64, ptr %p
|
|
%c = add i64 %a, %b
|
|
ret i64 %c
|
|
}
|
|
|
|
; Both loads have different !mem.cache_hint metadata so we drop the metadata.
|
|
; TODO: delegate to TTI to let targets decide how to merge differing payloads.
|
|
define i64 @test_mem_cache_hint_diff(ptr %p) {
|
|
; CHECK-LABEL: define i64 @test_mem_cache_hint_diff
|
|
; CHECK-SAME: (ptr [[P:%.*]]) {
|
|
; CHECK-NEXT: [[A:%.*]] = load i64, ptr [[P]], align 4
|
|
; CHECK-NEXT: [[C:%.*]] = add i64 [[A]], [[A]]
|
|
; CHECK-NEXT: ret i64 [[C]]
|
|
;
|
|
%a = load i64, ptr %p, !mem.cache_hint !12
|
|
%b = load i64, ptr %p, !mem.cache_hint !16
|
|
%c = add i64 %a, %b
|
|
ret i64 %c
|
|
}
|
|
|
|
!0 = !{i32 0, i32 2}
|
|
!1 = !{i32 3, i32 5}
|
|
!2 = !{i32 2, i32 5}
|
|
!3 = !{i32 -5, i32 -2}
|
|
!4 = !{i32 1, i32 5}
|
|
!5 = !{i32 10, i32 1}
|
|
!6 = !{i32 12, i32 16}
|
|
!7 = !{i32 1, i32 2, i32 3, i32 4}
|
|
!8 = !{i32 5, i32 1}
|
|
!9 = !{i32 1, i32 5}
|
|
!10 = !{i32 5, i32 1}
|
|
!11 = !{}
|
|
!12 = !{ i32 0, !13 }
|
|
!13 = !{ !"nvvm.l1_eviction", !"first" }
|
|
!14 = !{ i32 0, !15 }
|
|
!15 = !{ !"nvvm.prefetch_bytes", i32 128 }
|
|
!16 = !{ i32 0, !17 }
|
|
!17 = !{ !"nvvm.l1_eviction", !"last" }
|
|
;.
|
|
; CHECK: attributes #[[ATTR0:[0-9]+]] = { memory(none) }
|
|
;.
|
|
; CHECK: [[RNG0]] = !{i32 0, i32 2}
|
|
; CHECK: [[RNG1]] = !{i32 0, i32 2, i32 3, i32 5}
|
|
; CHECK: [[RNG2]] = !{i32 0, i32 5}
|
|
; CHECK: [[RNG3]] = !{i32 -5, i32 -2, i32 1, i32 5}
|
|
; CHECK: [[RNG4]] = !{i32 10, i32 1}
|
|
; CHECK: [[RNG5]] = !{i32 3, i32 4, i32 5, i32 2}
|
|
; CHECK: [[META6]] = !{}
|
|
; CHECK: [[META7]] = !{i64 10}
|
|
; CHECK: [[RNG8]] = !{i64 0, i64 10}
|
|
; CHECK: [[RNG9]] = !{i64 0, i64 10, i64 20, i64 30}
|
|
; CHECK: [[RNG10]] = !{i64 10, i64 30}
|
|
; CHECK: [[META11]] = !{i32 0, [[META12:![0-9]+]]}
|
|
; CHECK: [[META12]] = !{!"nvvm.l1_eviction", !"first"}
|
|
; CHECK: [[META13]] = !{i32 0, [[META14:![0-9]+]]}
|
|
; CHECK: [[META14]] = !{!"nvvm.prefetch_bytes", i32 128}
|
|
;.
|