Files
TheRock/compiler/amd-llvm/llvm/test/Transforms/LoopStrengthReduce/X86/iv-chain-assume-ephemeral.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

68 lines
2.9 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 6
; RUN: opt -passes=loop-reduce -S < %s | FileCheck %s
target triple = "x86_64-unknown-linux-gnu"
; Test that LSR doesn't create a chain of IV increments for instructions used only by llvm.assume.
; The loop should keep a single IV with a +2 step rather than splitting into two +1 increments.
define void @main(ptr %ptr) {
; CHECK-LABEL: define void @main(
; CHECK-SAME: ptr [[PTR:%.*]]) {
; CHECK-NEXT: [[ENTRY:.*]]:
; CHECK-NEXT: br label %[[HEADER:.*]]
; CHECK: [[HEADER]]:
; CHECK-NEXT: [[TMP7:%.*]] = phi i64 [ [[LSR_IV_NEXT:%.*]], %[[LATCH:.*]] ], [ 1, %[[ENTRY]] ]
; CHECK-NEXT: [[TMP2:%.*]] = add i64 [[TMP7]], -1
; CHECK-NEXT: [[TMP3:%.*]] = icmp ult i64 [[TMP2]], 10
; CHECK-NEXT: call void @llvm.assume(i1 [[TMP3]])
; CHECK-NEXT: [[TMP4:%.*]] = shl i64 [[TMP7]], 3
; CHECK-NEXT: [[SCEVGEP2:%.*]] = getelementptr i8, ptr [[PTR]], i64 [[TMP4]]
; CHECK-NEXT: [[SCEVGEP3:%.*]] = getelementptr i8, ptr [[SCEVGEP2]], i64 -8
; CHECK-NEXT: [[TMP5:%.*]] = load atomic i64, ptr [[SCEVGEP3]] unordered, align 8
; CHECK-NEXT: [[TMP6:%.*]] = icmp eq i64 [[TMP5]], 0
; CHECK-NEXT: br i1 [[TMP6]], label %[[EXIT:.*]], label %[[BODY:.*]]
; CHECK: [[BODY]]:
; CHECK-NEXT: [[TMP8:%.*]] = icmp ult i64 [[TMP7]], 10
; CHECK-NEXT: call void @llvm.assume(i1 [[TMP8]])
; CHECK-NEXT: [[TMP9:%.*]] = shl i64 [[TMP7]], 3
; CHECK-NEXT: [[SCEVGEP1:%.*]] = getelementptr i8, ptr [[PTR]], i64 [[TMP9]]
; CHECK-NEXT: [[TMP10:%.*]] = load atomic i64, ptr [[SCEVGEP1]] unordered, align 8
; CHECK-NEXT: [[TMP11:%.*]] = icmp eq i64 [[TMP10]], 0
; CHECK-NEXT: br i1 [[TMP11]], label %[[EXIT]], label %[[LATCH]]
; CHECK: [[LATCH]]:
; CHECK-NEXT: [[LSR_IV_NEXT]] = add nuw nsw i64 [[TMP7]], 2
; CHECK-NEXT: br label %[[HEADER]]
; CHECK: [[EXIT]]:
; CHECK-NEXT: ret void
;
entry:
br label %header
header: ; preds = %latch, %entry
%iv = phi i64 [ %iv.next, %latch ], [ 0, %entry ]
%range_chk0 = icmp ult i64 %iv, 10
call void @llvm.assume(i1 %range_chk0)
%gep0 = getelementptr i64, ptr %ptr, i64 %iv
%target0 = load atomic i64, ptr %gep0 unordered, align 8
%check0 = icmp eq i64 %target0, 0
br i1 %check0, label %exit, label %body
body: ; preds = %header
%iv.inc = add i64 %iv, 1
%range_chk1 = icmp ult i64 %iv.inc, 10
call void @llvm.assume(i1 %range_chk1)
%gep1 = getelementptr i64, ptr %ptr, i64 %iv.inc
%target1 = load atomic i64, ptr %gep1 unordered, align 8
%check1 = icmp eq i64 %target1, 0
br i1 %check1, label %exit, label %latch
latch: ; preds = %bb4
%iv.next = add nuw nsw i64 %iv, 2
br label %header
exit: ; preds = %bb4, %bb3, %body, %header
ret void
}
declare void @llvm.assume(i1 noundef)