Files
TheRock/compiler/amd-llvm/llvm/test/Transforms/SimplifyCFG/sink-and-convert-switch.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

148 lines
3.9 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5
; RUN: opt -S -passes='simplifycfg<sink-common-insts;switch-to-lookup>' < %s | FileCheck %s
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
define void @pr104567(i8 %x, ptr %f) {
; CHECK-LABEL: define void @pr104567(
; CHECK-SAME: i8 [[X:%.*]], ptr [[F:%.*]]) {
; CHECK-NEXT: [[START:.*:]]
; CHECK-NEXT: [[Y:%.*]] = alloca [1 x i8], align 1
; CHECK-NEXT: call void @llvm.lifetime.start.p0(ptr nonnull [[Y]])
; CHECK-NEXT: [[SWITCH_OFFSET:%.*]] = add nsw i8 [[X]], 4
; CHECK-NEXT: store i8 [[SWITCH_OFFSET]], ptr [[Y]], align 1
; CHECK-NEXT: call void [[F]](ptr [[Y]])
; CHECK-NEXT: call void @llvm.lifetime.end.p0(ptr nonnull [[Y]])
; CHECK-NEXT: ret void
;
start:
%y = alloca [1 x i8], align 1
call void @llvm.lifetime.start.p0(ptr nonnull %y)
switch i8 %x, label %default.unreachable [
i8 0, label %bb4
i8 1, label %bb3
i8 2, label %bb2
]
default.unreachable:
unreachable
bb4:
store i8 4, ptr %y, align 1
br label %bb5
bb3:
store i8 5, ptr %y, align 1
br label %bb5
bb2:
store i8 6, ptr %y, align 1
br label %bb5
bb5:
call void %f(ptr %y)
call void @llvm.lifetime.end.p0(ptr nonnull %y)
ret void
}
define i64 @dont_make_div_variable(i64 noundef %x, i64 noundef %i) {
; CHECK-LABEL: define i64 @dont_make_div_variable(
; CHECK-SAME: i64 noundef [[X:%.*]], i64 noundef [[I:%.*]]) {
; CHECK-NEXT: [[ENTRY:.*:]]
; CHECK-NEXT: switch i64 [[I]], label %[[SW_DEFAULT:.*]] [
; CHECK-NEXT: i64 9, label %[[SW_BB:.*]]
; CHECK-NEXT: i64 10, label %[[SW_BB1:.*]]
; CHECK-NEXT: i64 11, label %[[SW_BB3:.*]]
; CHECK-NEXT: i64 12, label %[[SW_BB5:.*]]
; CHECK-NEXT: ]
; CHECK: [[SW_BB]]:
; CHECK-NEXT: [[DIV:%.*]] = udiv i64 [[X]], 9
; CHECK-NEXT: br label %[[RETURN:.*]]
; CHECK: [[SW_BB1]]:
; CHECK-NEXT: [[DIV2:%.*]] = udiv i64 [[X]], 10
; CHECK-NEXT: br label %[[RETURN]]
; CHECK: [[SW_BB3]]:
; CHECK-NEXT: [[DIV4:%.*]] = udiv i64 [[X]], 11
; CHECK-NEXT: br label %[[RETURN]]
; CHECK: [[SW_BB5]]:
; CHECK-NEXT: [[DIV7:%.*]] = udiv i64 [[X]], 12
; CHECK-NEXT: br label %[[RETURN]]
; CHECK: [[SW_DEFAULT]]:
; CHECK-NEXT: unreachable
; CHECK: [[RETURN]]:
; CHECK-NEXT: [[DIV6:%.*]] = phi i64 [ [[DIV7]], %[[SW_BB5]] ], [ [[DIV4]], %[[SW_BB3]] ], [ [[DIV2]], %[[SW_BB1]] ], [ [[DIV]], %[[SW_BB]] ]
; CHECK-NEXT: ret i64 [[DIV6]]
;
entry:
switch i64 %i, label %sw.default [
i64 9, label %sw.bb
i64 10, label %sw.bb1
i64 11, label %sw.bb3
i64 12, label %sw.bb5
]
sw.bb:
%div = udiv i64 %x, 9
br label %return
sw.bb1:
%div2 = udiv i64 %x, 10
br label %return
sw.bb3:
%div4 = udiv i64 %x, 11
br label %return
sw.bb5:
%div6 = udiv i64 %x, 12
br label %return
sw.default:
unreachable
return:
%retval.0 = phi i64 [ %div6, %sw.bb5 ], [ %div4, %sw.bb3 ], [ %div2, %sw.bb1 ], [ %div, %sw.bb ]
ret i64 %retval.0
}
define i64 @okay_to_make_div_variable(i64 noundef %x, i64 noundef %i) {
; CHECK-LABEL: define i64 @okay_to_make_div_variable(
; CHECK-SAME: i64 noundef [[X:%.*]], i64 noundef [[I:%.*]]) {
; CHECK-NEXT: [[ENTRY:.*:]]
; CHECK-NEXT: [[SWITCH_TABLEIDX:%.*]] = sub nsw i64 [[I]], 9
; CHECK-NEXT: [[SWITCH_OFFSET:%.*]] = add nsw i64 [[SWITCH_TABLEIDX]], 9
; CHECK-NEXT: [[DIV6:%.*]] = udiv i64 [[SWITCH_OFFSET]], [[X]]
; CHECK-NEXT: ret i64 [[DIV6]]
;
entry:
switch i64 %i, label %sw.default [
i64 9, label %sw.bb
i64 10, label %sw.bb1
i64 11, label %sw.bb3
i64 12, label %sw.bb5
]
sw.bb:
%div = udiv i64 9, %x
br label %return
sw.bb1:
%div2 = udiv i64 10, %x
br label %return
sw.bb3:
%div4 = udiv i64 11, %x
br label %return
sw.bb5:
%div6 = udiv i64 12, %x
br label %return
sw.default:
unreachable
return:
%retval.0 = phi i64 [ %div6, %sw.bb5 ], [ %div4, %sw.bb3 ], [ %div2, %sw.bb1 ], [ %div, %sw.bb ]
ret i64 %retval.0
}