derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
315 lines
27 KiB
ArmAsm
315 lines
27 KiB
ArmAsm
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
|
|
# RUN: llvm-mca -mtriple=riscv64 -mcpu=sifive-x280 -instruction-tables=full -iterations=1 < %s | FileCheck %s
|
|
|
|
# The legal (SEW, LMUL) pairs are:
|
|
# (e8, mf8) (e8, mf4) (e8, mf2) (e8, m1) (e8, m2) (e8, m4) (e8, m8)
|
|
# (e16, mf4) (e16, mf2) (e16, m1) (e16, m2) (e16, m4) (e16, m8)
|
|
# (e32, mf2) (e32, m1) (e32, m2) (e32, m4) (e32, m8)
|
|
# (e64, m1) (e64, m2) (e64, m4) (e64, m8)
|
|
|
|
vsetvli zero, zero, e8, mf8, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e8, mf4, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e8, mf2, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e8, m1, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e8, m2, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e8, m4, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e8, m8, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e16, mf4, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e16, mf2, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e16, m1, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e16, m2, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e16, m4, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e16, m8, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e32, mf2, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e32, m1, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e32, m2, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e32, m4, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e32, m8, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e64, m1, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e64, m2, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e64, m4, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
vsetvli zero, zero, e64, m8, tu, mu
|
|
vrgather.vv v8, v16, v24
|
|
vrgatherei16.vv v8, v16, v24
|
|
vcompress.vm v8, v16, v24
|
|
|
|
# CHECK: Resources:
|
|
# CHECK-NEXT: [0] - VLEN512SiFive7FDiv:1
|
|
# CHECK-NEXT: [1] - VLEN512SiFive7IDiv:1
|
|
# CHECK-NEXT: [2] - VLEN512SiFive7PipeA:1
|
|
# CHECK-NEXT: [3] - VLEN512SiFive7PipeAB:2 VLEN512SiFive7PipeA, VLEN512SiFive7PipeB
|
|
# CHECK-NEXT: [4] - VLEN512SiFive7PipeB:1
|
|
# CHECK-NEXT: [5] - VLEN512SiFive7VA1:1
|
|
# CHECK-NEXT: [6] - VLEN512SiFive7VCQ:1
|
|
# CHECK-NEXT: [7] - VLEN512SiFive7VL:1
|
|
# CHECK-NEXT: [8] - VLEN512SiFive7VS:1
|
|
|
|
# CHECK: Instruction Info:
|
|
# CHECK-NEXT: [1]: #uOps
|
|
# CHECK-NEXT: [2]: Latency
|
|
# CHECK-NEXT: [3]: RThroughput
|
|
# CHECK-NEXT: [4]: MayLoad
|
|
# CHECK-NEXT: [5]: MayStore
|
|
# CHECK-NEXT: [6]: HasSideEffects (U)
|
|
# CHECK-NEXT: [7]: Bypass Latency
|
|
# CHECK-NEXT: [8]: Resources (<Name> | <Name>[<ReleaseAtCycle>] | <Name>[<AcquireAtCycle>,<ReleaseAtCycle])
|
|
# CHECK-NEXT: [9]: LLVM Opcode Name
|
|
|
|
# CHECK: [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e8, mf8, tu, mu
|
|
# CHECK-NEXT: 1 39 12.00 39 VLEN512SiFive7VA1[1,13],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 39 12.00 39 VLEN512SiFive7VA1[1,13],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 15 15.00 15 VLEN512SiFive7VA1[1,16],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e8, mf4, tu, mu
|
|
# CHECK-NEXT: 1 39 20.00 39 VLEN512SiFive7VA1[1,21],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 39 20.00 39 VLEN512SiFive7VA1[1,21],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 23 23.00 23 VLEN512SiFive7VA1[1,24],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e8, mf2, tu, mu
|
|
# CHECK-NEXT: 1 39 36.00 39 VLEN512SiFive7VA1[1,37],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 39 36.00 39 VLEN512SiFive7VA1[1,37],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 39 39.00 39 VLEN512SiFive7VA1[1,40],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e8, m1, tu, mu
|
|
# CHECK-NEXT: 1 39 68.00 39 VLEN512SiFive7VA1[1,69],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 39 68.00 39 VLEN512SiFive7VA1[1,69],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 71 71.00 71 VLEN512SiFive7VA1[1,72],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e8, m2, tu, mu
|
|
# CHECK-NEXT: 1 39 132.00 39 VLEN512SiFive7VA1[1,133],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 39 132.00 39 VLEN512SiFive7VA1[1,133],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 135 135.00 135 VLEN512SiFive7VA1[1,136],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e8, m4, tu, mu
|
|
# CHECK-NEXT: 1 39 260.00 39 VLEN512SiFive7VA1[1,261],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 39 260.00 39 VLEN512SiFive7VA1[1,261],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 263 263.00 263 VLEN512SiFive7VA1[1,264],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e8, m8, tu, mu
|
|
# CHECK-NEXT: 1 39 516.00 39 VLEN512SiFive7VA1[1,517],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 39 516.00 39 VLEN512SiFive7VA1[1,517],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 519 519.00 519 VLEN512SiFive7VA1[1,520],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e16, mf4, tu, mu
|
|
# CHECK-NEXT: 1 23 12.00 23 VLEN512SiFive7VA1[1,13],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 23 12.00 23 VLEN512SiFive7VA1[1,13],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 15 15.00 15 VLEN512SiFive7VA1[1,16],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e16, mf2, tu, mu
|
|
# CHECK-NEXT: 1 23 20.00 23 VLEN512SiFive7VA1[1,21],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 23 20.00 23 VLEN512SiFive7VA1[1,21],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 23 23.00 23 VLEN512SiFive7VA1[1,24],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e16, m1, tu, mu
|
|
# CHECK-NEXT: 1 23 36.00 23 VLEN512SiFive7VA1[1,37],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 23 36.00 23 VLEN512SiFive7VA1[1,37],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 39 39.00 39 VLEN512SiFive7VA1[1,40],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e16, m2, tu, mu
|
|
# CHECK-NEXT: 1 23 68.00 23 VLEN512SiFive7VA1[1,69],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 23 68.00 23 VLEN512SiFive7VA1[1,69],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 71 71.00 71 VLEN512SiFive7VA1[1,72],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e16, m4, tu, mu
|
|
# CHECK-NEXT: 1 23 132.00 23 VLEN512SiFive7VA1[1,133],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 23 132.00 23 VLEN512SiFive7VA1[1,133],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 135 135.00 135 VLEN512SiFive7VA1[1,136],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e16, m8, tu, mu
|
|
# CHECK-NEXT: 1 23 260.00 23 VLEN512SiFive7VA1[1,261],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 23 260.00 23 VLEN512SiFive7VA1[1,261],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 263 263.00 263 VLEN512SiFive7VA1[1,264],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e32, mf2, tu, mu
|
|
# CHECK-NEXT: 1 15 12.00 15 VLEN512SiFive7VA1[1,13],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 15 12.00 15 VLEN512SiFive7VA1[1,13],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 15 15.00 15 VLEN512SiFive7VA1[1,16],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e32, m1, tu, mu
|
|
# CHECK-NEXT: 1 15 20.00 15 VLEN512SiFive7VA1[1,21],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 15 20.00 15 VLEN512SiFive7VA1[1,21],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 23 23.00 23 VLEN512SiFive7VA1[1,24],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e32, m2, tu, mu
|
|
# CHECK-NEXT: 1 15 36.00 15 VLEN512SiFive7VA1[1,37],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 15 36.00 15 VLEN512SiFive7VA1[1,37],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 39 39.00 39 VLEN512SiFive7VA1[1,40],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e32, m4, tu, mu
|
|
# CHECK-NEXT: 1 15 68.00 15 VLEN512SiFive7VA1[1,69],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 15 68.00 15 VLEN512SiFive7VA1[1,69],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 71 71.00 71 VLEN512SiFive7VA1[1,72],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e32, m8, tu, mu
|
|
# CHECK-NEXT: 1 15 132.00 15 VLEN512SiFive7VA1[1,133],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 15 132.00 15 VLEN512SiFive7VA1[1,133],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 135 135.00 135 VLEN512SiFive7VA1[1,136],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e64, m1, tu, mu
|
|
# CHECK-NEXT: 1 11 12.00 11 VLEN512SiFive7VA1[1,13],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 11 12.00 11 VLEN512SiFive7VA1[1,13],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 15 15.00 15 VLEN512SiFive7VA1[1,16],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e64, m2, tu, mu
|
|
# CHECK-NEXT: 1 11 20.00 11 VLEN512SiFive7VA1[1,21],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 11 20.00 11 VLEN512SiFive7VA1[1,21],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 23 23.00 23 VLEN512SiFive7VA1[1,24],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e64, m4, tu, mu
|
|
# CHECK-NEXT: 1 11 36.00 11 VLEN512SiFive7VA1[1,37],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 11 36.00 11 VLEN512SiFive7VA1[1,37],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 39 39.00 39 VLEN512SiFive7VA1[1,40],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: 1 3 1.00 U 1 VLEN512SiFive7PipeA,VLEN512SiFive7PipeAB VSETVLI vsetvli zero, zero, e64, m8, tu, mu
|
|
# CHECK-NEXT: 1 11 68.00 11 VLEN512SiFive7VA1[1,69],VLEN512SiFive7VCQ VRGATHER_VV vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 11 68.00 11 VLEN512SiFive7VA1[1,69],VLEN512SiFive7VCQ VRGATHEREI16_VV vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: 1 71 71.00 71 VLEN512SiFive7VA1[1,72],VLEN512SiFive7VCQ VCOMPRESS_VM vcompress.vm v8, v16, v24
|
|
|
|
# CHECK: Resources:
|
|
# CHECK-NEXT: [0] - VLEN512SiFive7FDiv
|
|
# CHECK-NEXT: [1] - VLEN512SiFive7IDiv
|
|
# CHECK-NEXT: [2] - VLEN512SiFive7PipeA
|
|
# CHECK-NEXT: [3] - VLEN512SiFive7PipeB
|
|
# CHECK-NEXT: [4] - VLEN512SiFive7VA1
|
|
# CHECK-NEXT: [5] - VLEN512SiFive7VCQ
|
|
# CHECK-NEXT: [6] - VLEN512SiFive7VL
|
|
# CHECK-NEXT: [7] - VLEN512SiFive7VS
|
|
|
|
# CHECK: Resource pressure per iteration:
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7]
|
|
# CHECK-NEXT: - - 22.00 - 6060.00 66.00 - -
|
|
|
|
# CHECK: Resource pressure by instruction:
|
|
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] Instructions:
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, mf8, tu, mu
|
|
# CHECK-NEXT: - - - - 13.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 13.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 16.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, mf4, tu, mu
|
|
# CHECK-NEXT: - - - - 21.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 21.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 24.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, mf2, tu, mu
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 40.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m1, tu, mu
|
|
# CHECK-NEXT: - - - - 69.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 69.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 72.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m2, tu, mu
|
|
# CHECK-NEXT: - - - - 133.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 133.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 136.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m4, tu, mu
|
|
# CHECK-NEXT: - - - - 261.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 261.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 264.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e8, m8, tu, mu
|
|
# CHECK-NEXT: - - - - 517.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 517.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 520.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf4, tu, mu
|
|
# CHECK-NEXT: - - - - 13.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 13.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 16.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, mf2, tu, mu
|
|
# CHECK-NEXT: - - - - 21.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 21.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 24.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m1, tu, mu
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 40.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m2, tu, mu
|
|
# CHECK-NEXT: - - - - 69.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 69.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 72.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m4, tu, mu
|
|
# CHECK-NEXT: - - - - 133.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 133.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 136.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e16, m8, tu, mu
|
|
# CHECK-NEXT: - - - - 261.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 261.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 264.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, mf2, tu, mu
|
|
# CHECK-NEXT: - - - - 13.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 13.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 16.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m1, tu, mu
|
|
# CHECK-NEXT: - - - - 21.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 21.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 24.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m2, tu, mu
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 40.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m4, tu, mu
|
|
# CHECK-NEXT: - - - - 69.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 69.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 72.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e32, m8, tu, mu
|
|
# CHECK-NEXT: - - - - 133.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 133.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 136.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m1, tu, mu
|
|
# CHECK-NEXT: - - - - 13.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 13.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 16.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m2, tu, mu
|
|
# CHECK-NEXT: - - - - 21.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 21.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 24.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m4, tu, mu
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 37.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 40.00 1.00 - - vcompress.vm v8, v16, v24
|
|
# CHECK-NEXT: - - 1.00 - - - - - vsetvli zero, zero, e64, m8, tu, mu
|
|
# CHECK-NEXT: - - - - 69.00 1.00 - - vrgather.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 69.00 1.00 - - vrgatherei16.vv v8, v16, v24
|
|
# CHECK-NEXT: - - - - 72.00 1.00 - - vcompress.vm v8, v16, v24
|