Files
TheRock/compiler/amd-llvm/llvm/test/tools/llvm-mca/RISCV/SiFiveP400/zbb.test
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

102 lines
8.5 KiB
Plaintext

# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=riscv64 -mcpu=sifive-p470 -iterations=1 -instruction-tables=full %p/../Inputs/zbb.s | FileCheck %s
# CHECK: Resources:
# CHECK-NEXT: [0] - SiFiveP400Div:1
# CHECK-NEXT: [1] - SiFiveP400FEXQ0:1
# CHECK-NEXT: [2] - SiFiveP400FloatDiv:1
# CHECK-NEXT: [3] - SiFiveP400IEXQ0:1
# CHECK-NEXT: [4] - SiFiveP400IEXQ1:1
# CHECK-NEXT: [5] - SiFiveP400IEXQ2:1
# CHECK-NEXT: [6] - SiFiveP400IntArith:3 SiFiveP400IEXQ0, SiFiveP400IEXQ1, SiFiveP400IEXQ2
# CHECK-NEXT: [7] - SiFiveP400Load:1
# CHECK-NEXT: [8] - SiFiveP400Store:1
# CHECK-NEXT: [9] - SiFiveP400VDiv:1
# CHECK-NEXT: [10] - SiFiveP400VEXQ0:1
# CHECK-NEXT: [11] - SiFiveP400VFloatDiv:1
# CHECK-NEXT: [12] - SiFiveP400VLD:1
# CHECK-NEXT: [13] - SiFiveP400VST:1
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK-NEXT: [7]: Bypass Latency
# CHECK-NEXT: [8]: Resources (<Name> | <Name>[<ReleaseAtCycle>] | <Name>[<AcquireAtCycle>,<ReleaseAtCycle])
# CHECK-NEXT: [9]: LLVM Opcode Name
# CHECK: [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith ANDN andn a0, a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith ORN orn a0, a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith XNOR xnor a0, a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith CLZ clz a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith CLZW clzw a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith CTZ ctz a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith CTZW ctzw a0, a0
# CHECK-NEXT: 1 2 1.00 2 SiFiveP400IEXQ2,SiFiveP400IntArith CPOP cpop a0, a0
# CHECK-NEXT: 1 2 1.00 2 SiFiveP400IEXQ2,SiFiveP400IntArith CPOPW cpopw a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith MIN min a0, a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith MINU minu a0, a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith MAX max a0, a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith MAXU maxu a0, a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith SEXT_B sext.b a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith SEXT_H sext.h a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith ZEXT_H_RV64 zext.h a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith ROL rol a0, a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith ROLW rolw a0, a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith ROR ror a0, a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith RORW rorw a0, a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith RORI rori a0, a0, 1
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith RORIW roriw a0, a0, 1
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith ORC_B orc.b a0, a0
# CHECK-NEXT: 1 1 0.33 1 SiFiveP400IntArith REV8_RV64 rev8 a0, a0
# CHECK: Resources:
# CHECK-NEXT: [0] - SiFiveP400Div
# CHECK-NEXT: [1] - SiFiveP400FEXQ0
# CHECK-NEXT: [2] - SiFiveP400FloatDiv
# CHECK-NEXT: [3] - SiFiveP400IEXQ0
# CHECK-NEXT: [4] - SiFiveP400IEXQ1
# CHECK-NEXT: [5] - SiFiveP400IEXQ2
# CHECK-NEXT: [6] - SiFiveP400Load
# CHECK-NEXT: [7] - SiFiveP400Store
# CHECK-NEXT: [8] - SiFiveP400VDiv
# CHECK-NEXT: [9] - SiFiveP400VEXQ0
# CHECK-NEXT: [10] - SiFiveP400VFloatDiv
# CHECK-NEXT: [11] - SiFiveP400VLD
# CHECK-NEXT: [12] - SiFiveP400VST
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12]
# CHECK-NEXT: - - - 7.33 7.33 9.33 - - - - - - -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] Instructions:
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - andn a0, a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - orn a0, a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - xnor a0, a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - clz a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - clzw a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - ctz a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - ctzw a0, a0
# CHECK-NEXT: - - - - - 1.00 - - - - - - - cpop a0, a0
# CHECK-NEXT: - - - - - 1.00 - - - - - - - cpopw a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - min a0, a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - minu a0, a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - max a0, a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - maxu a0, a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - sext.b a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - sext.h a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - zext.h a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - rol a0, a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - rolw a0, a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - ror a0, a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - rorw a0, a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - rori a0, a0, 1
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - roriw a0, a0, 1
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - orc.b a0, a0
# CHECK-NEXT: - - - 0.33 0.33 0.33 - - - - - - - rev8 a0, a0