Files
TheRock/compiler/amd-llvm/llvm/unittests/Target/AArch64/InstSizes.cpp
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

373 lines
12 KiB
C++

#include "AArch64Subtarget.h"
#include "AArch64TargetMachine.h"
#include "llvm/CodeGen/MIRParser/MIRParser.h"
#include "llvm/CodeGen/MachineModuleInfo.h"
#include "llvm/IR/Module.h"
#include "llvm/MC/TargetRegistry.h"
#include "llvm/Support/MemoryBuffer.h"
#include "llvm/Support/TargetSelect.h"
#include "gtest/gtest.h"
using namespace llvm;
namespace {
std::unique_ptr<TargetMachine> createTargetMachine() {
Triple TT("aarch64--");
std::string CPU("generic");
std::string FS("+pauth,+mops,+mte");
LLVMInitializeAArch64TargetInfo();
LLVMInitializeAArch64Target();
LLVMInitializeAArch64TargetMC();
std::string Error;
const Target *TheTarget = TargetRegistry::lookupTarget(TT, Error);
return std::unique_ptr<TargetMachine>(
TheTarget->createTargetMachine(TT, CPU, FS, TargetOptions(), std::nullopt,
std::nullopt, CodeGenOptLevel::Default));
}
std::pair<std::unique_ptr<AArch64Subtarget>, std::unique_ptr<AArch64InstrInfo>>
createInstrInfo(TargetMachine *TM) {
auto ST = std::make_unique<AArch64Subtarget>(
TM->getTargetTriple(), std::string(TM->getTargetCPU()),
std::string(TM->getTargetCPU()),
std::string(TM->getTargetFeatureString()), *TM,
/* isLittle */ false);
// The AArch64InstrInfo constructor takes a const reference to *ST, hence we
// cannot stack allocate *ST.
auto II = std::make_unique<AArch64InstrInfo>(*ST);
return {std::move(ST), std::move(II)};
}
/// The \p InputIRSnippet is only needed for things that can't be expressed in
/// the \p InputMIRSnippet (global variables etc)
/// TODO: Some of this might be useful for other architectures as well - extract
/// the platform-independent parts somewhere they can be reused.
void runChecks(
TargetMachine *TM, AArch64InstrInfo *II, const StringRef InputIRSnippet,
const StringRef InputMIRSnippet,
std::function<void(AArch64InstrInfo &, MachineFunction &)> Checks) {
LLVMContext Context;
auto MIRString =
"--- |\n"
" declare void @sizes()\n"
+ InputIRSnippet.str() +
"...\n"
"---\n"
"name: sizes\n"
"jumpTable:\n"
" kind: block-address\n"
" entries:\n"
" - id: 0\n"
" blocks: [ '%bb.0' ]\n"
"body: |\n"
" bb.0:\n"
+ InputMIRSnippet.str();
std::unique_ptr<MemoryBuffer> MBuffer = MemoryBuffer::getMemBuffer(MIRString);
std::unique_ptr<MIRParser> MParser =
createMIRParser(std::move(MBuffer), Context);
ASSERT_TRUE(MParser);
std::unique_ptr<Module> M = MParser->parseIRModule();
ASSERT_TRUE(M);
M->setTargetTriple(TM->getTargetTriple());
M->setDataLayout(TM->createDataLayout());
MachineModuleInfo MMI(TM);
bool Res = MParser->parseMachineFunctions(*M, MMI);
ASSERT_FALSE(Res);
auto F = M->getFunction("sizes");
ASSERT_TRUE(F != nullptr);
auto &MF = MMI.getOrCreateMachineFunction(*F);
Checks(*II, MF);
}
} // anonymous namespace
TEST(InstSizes, Authenticated) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
ASSERT_TRUE(TM);
auto [ST, II] = createInstrInfo(TM.get());
auto isAuthInst = [](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(4u, II.getInstSizeInBytes(*I));
EXPECT_TRUE(I->getDesc().isAuthenticated());
};
runChecks(TM.get(), II.get(), "",
" \n"
" BLRAA $x10, $x9\n",
isAuthInst);
runChecks(TM.get(), II.get(), "",
" \n"
" RETAB implicit $lr, implicit $sp, implicit killed $x0\n",
isAuthInst);
runChecks(TM.get(), II.get(), "",
" \n"
" frame-destroy AUTIASP implicit-def $lr, implicit killed $lr, implicit $sp\n",
isAuthInst);
runChecks(TM.get(), II.get(), "",
" \n"
" frame-destroy AUTIBSP implicit-def $lr, implicit killed $lr, implicit $sp\n",
isAuthInst);
}
TEST(InstSizes, STACKMAP) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
ASSERT_TRUE(TM);
auto [ST, II] = createInstrInfo(TM.get());
runChecks(TM.get(), II.get(), "", " STACKMAP 0, 16\n"
" STACKMAP 1, 32\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(16u, II.getInstSizeInBytes(*I));
++I;
EXPECT_EQ(32u, II.getInstSizeInBytes(*I));
});
}
TEST(InstSizes, PATCHPOINT) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
runChecks(TM.get(), II.get(), "",
" PATCHPOINT 0, 16, 0, 0, 0, csr_aarch64_aapcs\n"
" PATCHPOINT 1, 32, 0, 0, 0, csr_aarch64_aapcs\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(16u, II.getInstSizeInBytes(*I));
++I;
EXPECT_EQ(32u, II.getInstSizeInBytes(*I));
});
}
TEST(InstSizes, STATEPOINT) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
runChecks(TM.get(), II.get(), "",
" STATEPOINT 0, 0, 0, @sizes, 2, 0, 2, 0, 2, 0, 2, 1, 1, 8,"
" $sp, 24, 2, 0, 2, 1, 0, 0\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(4u, II.getInstSizeInBytes(*I));
});
}
TEST(InstSizes, SPACE) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
runChecks(TM.get(), II.get(), "",
" $xzr = SPACE 1024, undef $xzr\n"
" dead $xzr = SPACE 4096, $xzr\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(1024u, II.getInstSizeInBytes(*I));
++I;
EXPECT_EQ(4096u, II.getInstSizeInBytes(*I));
});
}
TEST(InstSizes, TLSDESC_CALLSEQ) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
runChecks(
TM.get(), II.get(),
" @ThreadLocalGlobal = external thread_local global i32, align 8\n",
" TLSDESC_CALLSEQ target-flags(aarch64-tls) @ThreadLocalGlobal\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(16u, II.getInstSizeInBytes(*I));
});
}
TEST(InstSizes, StoreSwiftAsyncContext) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
runChecks(
TM.get(), II.get(), "",
" StoreSwiftAsyncContext $x0, $x1, 12, implicit-def $x16, "
"implicit-def $x17\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(20u, II.getInstSizeInBytes(*I));
});
}
TEST(InstSizes, SpeculationBarrierISBDSBEndBB) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
runChecks(
TM.get(), II.get(), "",
" SpeculationBarrierISBDSBEndBB\n"
" BR $x8\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(8u, II.getInstSizeInBytes(*I));
});
}
TEST(InstSizes, SpeculationBarrierSBEndBB) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
runChecks(
TM.get(), II.get(), "",
" SpeculationBarrierSBEndBB\n"
" BR $x8\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(4u, II.getInstSizeInBytes(*I));
});
}
TEST(InstSizes, JumpTable) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
runChecks(TM.get(), II.get(), "",
" $x10, $x11 = JumpTableDest32 $x9, $x8, %jump-table.0\n"
" $x10, $x11 = JumpTableDest16 $x9, $x8, %jump-table.0\n"
" $x10, $x11 = JumpTableDest8 $x9, $x8, %jump-table.0\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(12u, II.getInstSizeInBytes(*I));
++I;
EXPECT_EQ(12u, II.getInstSizeInBytes(*I));
++I;
EXPECT_EQ(12u, II.getInstSizeInBytes(*I));
});
}
TEST(InstSizes, MOVaddr) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
auto Check8 = [](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(8u, II.getInstSizeInBytes(*I));
};
runChecks(TM.get(), II.get(), " @g = external global i32\n",
" $x0 = MOVaddr target-flags(aarch64-page) @g, "
"target-flags(aarch64-pageoff, aarch64-nc) @g\n",
Check8);
runChecks(TM.get(), II.get(), "",
" $x0 = MOVaddrJT target-flags(aarch64-page) %jump-table.0, "
"target-flags(aarch64-pageoff, aarch64-nc) %jump-table.0\n",
Check8);
runChecks(TM.get(), II.get(), " @g = external global i32\n",
" $x0 = MOVaddrTLS target-flags(aarch64-page) @g, "
"target-flags(aarch64-pageoff, aarch64-nc) @g\n",
Check8);
runChecks(TM.get(), II.get(), "",
" $x0 = MOVaddrEXT target-flags(aarch64-page) &memcpy, "
"target-flags(aarch64-pageoff, aarch64-nc) &memcpy\n",
Check8);
runChecks(TM.get(), II.get(),
" define void @test_bb() {\n"
" entry:\n"
" br label %block\n"
" block:\n"
" ret void\n"
" }\n",
" $x0 = MOVaddrBA target-flags(aarch64-page) "
"blockaddress(@test_bb, %ir-block.block), "
"target-flags(aarch64-pageoff, aarch64-nc) "
"blockaddress(@test_bb, %ir-block.block)\n",
Check8);
}
TEST(InstSizes, MOVaddrTagged) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
runChecks(TM.get(), II.get(), " @g = external global i32\n",
" $x0 = MOVaddr target-flags(aarch64-page, aarch64-tagged) @g, "
"target-flags(aarch64-pageoff, aarch64-nc) @g\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(12u, II.getInstSizeInBytes(*I));
});
}
TEST(InstSizes, MOVi32imm) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
runChecks(TM.get(), II.get(), "",
" $w0 = MOVi32imm 1\n"
" $w1 = MOVi32imm 65536\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(4u, II.getInstSizeInBytes(*I));
++I;
EXPECT_EQ(4u, II.getInstSizeInBytes(*I));
});
}
TEST(InstSizes, MOVi64imm) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
runChecks(TM.get(), II.get(), "",
" $x0 = MOVi64imm 1\n"
" $x1 = MOVi64imm 65537\n"
" $x2 = MOVi64imm 1311768467463790320\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(4u, II.getInstSizeInBytes(*I));
++I;
EXPECT_EQ(8u, II.getInstSizeInBytes(*I));
++I;
EXPECT_EQ(16u, II.getInstSizeInBytes(*I));
});
}
TEST(InstSizes, MOPSMemoryPseudos) {
std::unique_ptr<TargetMachine> TM = createTargetMachine();
auto [ST, II] = createInstrInfo(TM.get());
runChecks(TM.get(), II.get(), "",
" $x0, $x1, $x2 = MOPSMemoryMovePseudo $x0, $x1, $x2, "
"implicit-def $nzcv\n"
" $x0, $x1 = MOPSMemorySetPseudo $x0, $x1, $x2, "
"implicit-def $nzcv\n"
" $x0, $x1, $x8 = MOPSMemoryCopyPseudo $x0, $x1, $x8, "
"implicit-def $nzcv\n"
" $x0, $x1 = MOPSMemorySetTaggingPseudo $x0, $x1, $x2, "
"implicit-def $nzcv\n",
[](AArch64InstrInfo &II, MachineFunction &MF) {
auto I = MF.begin()->begin();
EXPECT_EQ(12u, II.getInstSizeInBytes(*I));
++I;
EXPECT_EQ(12u, II.getInstSizeInBytes(*I));
++I;
EXPECT_EQ(12u, II.getInstSizeInBytes(*I));
++I;
EXPECT_EQ(12u, II.getInstSizeInBytes(*I));
});
}