derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
327 lines
16 KiB
MLIR
327 lines
16 KiB
MLIR
// RUN: mlir-opt -convert-vector-to-llvm="enable-arm-sve" -convert-func-to-llvm -convert-arith-to-llvm -cse -reconcile-unrealized-casts -split-input-file %s | FileCheck %s
|
|
|
|
func.func @arm_sve_sdot(%a: vector<[16]xi8>,
|
|
%b: vector<[16]xi8>,
|
|
%c: vector<[4]xi32>)
|
|
-> vector<[4]xi32> {
|
|
// CHECK: arm_sve.intr.sdot
|
|
%0 = arm_sve.sdot %c, %a, %b :
|
|
vector<[16]xi8> to vector<[4]xi32>
|
|
return %0 : vector<[4]xi32>
|
|
}
|
|
|
|
// -----
|
|
|
|
func.func @arm_sve_smmla(%a: vector<[16]xi8>,
|
|
%b: vector<[16]xi8>,
|
|
%c: vector<[4]xi32>)
|
|
-> vector<[4]xi32> {
|
|
// CHECK: arm_sve.intr.smmla
|
|
%0 = arm_sve.smmla %c, %a, %b :
|
|
vector<[16]xi8> to vector<[4]xi32>
|
|
return %0 : vector<[4]xi32>
|
|
}
|
|
|
|
// -----
|
|
|
|
func.func @arm_sve_udot(%a: vector<[16]xi8>,
|
|
%b: vector<[16]xi8>,
|
|
%c: vector<[4]xi32>)
|
|
-> vector<[4]xi32> {
|
|
// CHECK: arm_sve.intr.udot
|
|
%0 = arm_sve.udot %c, %a, %b :
|
|
vector<[16]xi8> to vector<[4]xi32>
|
|
return %0 : vector<[4]xi32>
|
|
}
|
|
|
|
// -----
|
|
|
|
func.func @arm_sve_ummla(%a: vector<[16]xi8>,
|
|
%b: vector<[16]xi8>,
|
|
%c: vector<[4]xi32>)
|
|
-> vector<[4]xi32> {
|
|
// CHECK: arm_sve.intr.ummla
|
|
%0 = arm_sve.ummla %c, %a, %b :
|
|
vector<[16]xi8> to vector<[4]xi32>
|
|
return %0 : vector<[4]xi32>
|
|
}
|
|
|
|
// -----
|
|
|
|
func.func @arm_sve_usmmla(%a: vector<[16]xi8>,
|
|
%b: vector<[16]xi8>,
|
|
%c: vector<[4]xi32>)
|
|
-> vector<[4]xi32> {
|
|
// CHECK: arm_sve.intr.usmmla
|
|
%0 = arm_sve.usmmla %c, %a, %b :
|
|
vector<[16]xi8> to vector<[4]xi32>
|
|
return %0 : vector<[4]xi32>
|
|
}
|
|
|
|
// -----
|
|
|
|
func.func @arm_sve_arithi_masked(%a: vector<[4]xi32>,
|
|
%b: vector<[4]xi32>,
|
|
%c: vector<[4]xi32>,
|
|
%d: vector<[4]xi32>,
|
|
%e: vector<[4]xi32>,
|
|
%mask: vector<[4]xi1>
|
|
) -> vector<[4]xi32> {
|
|
// CHECK: arm_sve.intr.add{{.*}}: (vector<[4]xi1>, vector<[4]xi32>, vector<[4]xi32>) -> vector<[4]xi32>
|
|
%0 = arm_sve.masked.addi %mask, %a, %b : vector<[4]xi1>,
|
|
vector<[4]xi32>
|
|
// CHECK: arm_sve.intr.sub{{.*}}: (vector<[4]xi1>, vector<[4]xi32>, vector<[4]xi32>) -> vector<[4]xi32>
|
|
%1 = arm_sve.masked.subi %mask, %0, %c : vector<[4]xi1>,
|
|
vector<[4]xi32>
|
|
// CHECK: arm_sve.intr.mul{{.*}}: (vector<[4]xi1>, vector<[4]xi32>, vector<[4]xi32>) -> vector<[4]xi32>
|
|
%2 = arm_sve.masked.muli %mask, %1, %d : vector<[4]xi1>,
|
|
vector<[4]xi32>
|
|
// CHECK: arm_sve.intr.sdiv{{.*}}: (vector<[4]xi1>, vector<[4]xi32>, vector<[4]xi32>) -> vector<[4]xi32>
|
|
%3 = arm_sve.masked.divi_signed %mask, %2, %e : vector<[4]xi1>,
|
|
vector<[4]xi32>
|
|
// CHECK: arm_sve.intr.udiv{{.*}}: (vector<[4]xi1>, vector<[4]xi32>, vector<[4]xi32>) -> vector<[4]xi32>
|
|
%4 = arm_sve.masked.divi_unsigned %mask, %3, %e : vector<[4]xi1>,
|
|
vector<[4]xi32>
|
|
return %4 : vector<[4]xi32>
|
|
}
|
|
|
|
// -----
|
|
|
|
func.func @arm_sve_arithf_masked(%a: vector<[4]xf32>,
|
|
%b: vector<[4]xf32>,
|
|
%c: vector<[4]xf32>,
|
|
%d: vector<[4]xf32>,
|
|
%e: vector<[4]xf32>,
|
|
%mask: vector<[4]xi1>
|
|
) -> vector<[4]xf32> {
|
|
// CHECK: arm_sve.intr.fadd{{.*}}: (vector<[4]xi1>, vector<[4]xf32>, vector<[4]xf32>) -> vector<[4]xf32>
|
|
%0 = arm_sve.masked.addf %mask, %a, %b : vector<[4]xi1>,
|
|
vector<[4]xf32>
|
|
// CHECK: arm_sve.intr.fsub{{.*}}: (vector<[4]xi1>, vector<[4]xf32>, vector<[4]xf32>) -> vector<[4]xf32>
|
|
%1 = arm_sve.masked.subf %mask, %0, %c : vector<[4]xi1>,
|
|
vector<[4]xf32>
|
|
// CHECK: arm_sve.intr.fmul{{.*}}: (vector<[4]xi1>, vector<[4]xf32>, vector<[4]xf32>) -> vector<[4]xf32>
|
|
%2 = arm_sve.masked.mulf %mask, %1, %d : vector<[4]xi1>,
|
|
vector<[4]xf32>
|
|
// CHECK: arm_sve.intr.fdiv{{.*}}: (vector<[4]xi1>, vector<[4]xf32>, vector<[4]xf32>) -> vector<[4]xf32>
|
|
%3 = arm_sve.masked.divf %mask, %2, %e : vector<[4]xi1>,
|
|
vector<[4]xf32>
|
|
return %3 : vector<[4]xf32>
|
|
}
|
|
|
|
// -----
|
|
|
|
func.func @arm_sve_abs_diff(%a: vector<[4]xi32>,
|
|
%b: vector<[4]xi32>)
|
|
-> vector<[4]xi32> {
|
|
// CHECK: llvm.mlir.constant(dense<0> : vector<[4]xi32>) : vector<[4]xi32>
|
|
%z = arith.subi %a, %a : vector<[4]xi32>
|
|
// CHECK: llvm.icmp "sge" {{.*}}: vector<[4]xi32>
|
|
%agb = arith.cmpi sge, %a, %b : vector<[4]xi32>
|
|
// CHECK: llvm.icmp "slt" {{.*}}: vector<[4]xi32>
|
|
%bga = arith.cmpi slt, %a, %b : vector<[4]xi32>
|
|
// CHECK: "arm_sve.intr.sub"{{.*}}: (vector<[4]xi1>, vector<[4]xi32>, vector<[4]xi32>) -> vector<[4]xi32>
|
|
%0 = arm_sve.masked.subi %agb, %a, %b : vector<[4]xi1>,
|
|
vector<[4]xi32>
|
|
// CHECK: "arm_sve.intr.sub"{{.*}}: (vector<[4]xi1>, vector<[4]xi32>, vector<[4]xi32>) -> vector<[4]xi32>
|
|
%1 = arm_sve.masked.subi %bga, %b, %a : vector<[4]xi1>,
|
|
vector<[4]xi32>
|
|
// CHECK: "arm_sve.intr.add"{{.*}}: (vector<[4]xi1>, vector<[4]xi32>, vector<[4]xi32>) -> vector<[4]xi32>
|
|
%2 = arm_sve.masked.addi %agb, %z, %0 : vector<[4]xi1>,
|
|
vector<[4]xi32>
|
|
// CHECK: "arm_sve.intr.add"{{.*}}: (vector<[4]xi1>, vector<[4]xi32>, vector<[4]xi32>) -> vector<[4]xi32>
|
|
%3 = arm_sve.masked.addi %bga, %2, %1 : vector<[4]xi1>,
|
|
vector<[4]xi32>
|
|
return %3 : vector<[4]xi32>
|
|
}
|
|
|
|
// -----
|
|
|
|
func.func @get_vector_scale() -> index {
|
|
// CHECK: llvm.intr.vscale
|
|
%0 = vector.vscale
|
|
return %0 : index
|
|
}
|
|
|
|
// -----
|
|
|
|
func.func @convert_1d_mask_to_svbool(%mask: vector<[4]xi1>) -> vector<[16]xi1>
|
|
{
|
|
// CHECK: "arm_sve.intr.convert.to.svbool"(%{{.*}}) : (vector<[4]xi1>) -> vector<[16]xi1>
|
|
%svbool = arm_sve.convert_to_svbool %mask : vector<[4]xi1>
|
|
return %svbool : vector<[16]xi1>
|
|
}
|
|
|
|
// -----
|
|
|
|
func.func @convert_1d_mask_from_svbool(%svbool: vector<[16]xi1>) -> vector<[2]xi1>
|
|
{
|
|
// CHECK: "arm_sve.intr.convert.from.svbool"(%{{.*}}) : (vector<[16]xi1>) -> vector<[2]xi1>
|
|
%mask = arm_sve.convert_from_svbool %svbool : vector<[2]xi1>
|
|
return %mask : vector<[2]xi1>
|
|
}
|
|
|
|
// -----
|
|
|
|
// CHECK-LABEL: @convert_2d_mask_to_svbool(
|
|
// CHECK-SAME: %[[MASK:.*]]: !llvm.array<2 x vector<[8]xi1>>)
|
|
func.func @convert_2d_mask_to_svbool(%mask: vector<2x[8]xi1>) -> vector<2x[16]xi1>
|
|
{
|
|
// CHECK-NEXT: %[[RES0:.*]] = llvm.mlir.constant(dense<false> : vector<2x[16]xi1>) : !llvm.array<2 x vector<[16]xi1>>
|
|
// CHECK-NEXT: %[[MASK0:.*]] = llvm.extractvalue %[[MASK]][0] : !llvm.array<2 x vector<[8]xi1>>
|
|
// CHECK-NEXT: %[[SVBOOL0:.*]] = "arm_sve.intr.convert.to.svbool"(%[[MASK0]]) : (vector<[8]xi1>) -> vector<[16]xi1>
|
|
// CHECK-NEXT: %[[RES1:.*]] = llvm.insertvalue %[[SVBOOL0]], %[[RES0]][0] : !llvm.array<2 x vector<[16]xi1>>
|
|
// CHECK-NEXT: %[[MASK1:.*]] = llvm.extractvalue %[[MASK]][1] : !llvm.array<2 x vector<[8]xi1>>
|
|
// CHECK-NEXT: %[[SVBOOL1:.*]] = "arm_sve.intr.convert.to.svbool"(%[[MASK1]]) : (vector<[8]xi1>) -> vector<[16]xi1>
|
|
// CHECK-NEXT: %[[SVBOOL:.*]] = llvm.insertvalue %[[SVBOOL1]], %[[RES1]][1] : !llvm.array<2 x vector<[16]xi1>>
|
|
%svbool = arm_sve.convert_to_svbool %mask : vector<2x[8]xi1>
|
|
// CHECK-NEXT: llvm.return %[[SVBOOL]] : !llvm.array<2 x vector<[16]xi1>>
|
|
return %svbool : vector<2x[16]xi1>
|
|
}
|
|
|
|
// -----
|
|
|
|
// CHECK-LABEL: @convert_2d_mask_from_svbool(
|
|
// CHECK-SAME: %[[SVBOOL:.*]]: !llvm.array<3 x vector<[16]xi1>>)
|
|
func.func @convert_2d_mask_from_svbool(%svbool: vector<3x[16]xi1>) -> vector<3x[1]xi1>
|
|
{
|
|
// CHECK-NEXT: %[[RES0:.*]] = llvm.mlir.constant(dense<false> : vector<3x[1]xi1>) : !llvm.array<3 x vector<[1]xi1>>
|
|
// CHECK-NEXT: %[[SVBOOL0:.*]] = llvm.extractvalue %[[SVBOOL]][0] : !llvm.array<3 x vector<[16]xi1>>
|
|
// CHECK-NEXT: %[[MASK0:.*]] = "arm_sve.intr.convert.from.svbool"(%[[SVBOOL0]]) : (vector<[16]xi1>) -> vector<[1]xi1>
|
|
// CHECK-NEXT: %[[RES1:.*]] = llvm.insertvalue %[[MASK0]], %[[RES0]][0] : !llvm.array<3 x vector<[1]xi1>>
|
|
// CHECK-NEXT: %[[SVBOOL1:.*]] = llvm.extractvalue %[[SVBOOL]][1] : !llvm.array<3 x vector<[16]xi1>>
|
|
// CHECK-NEXT: %[[MASK1:.*]] = "arm_sve.intr.convert.from.svbool"(%[[SVBOOL1]]) : (vector<[16]xi1>) -> vector<[1]xi1>
|
|
// CHECK-NEXT: %[[RES2:.*]] = llvm.insertvalue %[[MASK1]], %[[RES1]][1] : !llvm.array<3 x vector<[1]xi1>>
|
|
// CHECK-NEXT: %[[SVBOOL2:.*]] = llvm.extractvalue %[[SVBOOL]][2] : !llvm.array<3 x vector<[16]xi1>>
|
|
// CHECK-NEXT: %[[MASK2:.*]] = "arm_sve.intr.convert.from.svbool"(%[[SVBOOL2]]) : (vector<[16]xi1>) -> vector<[1]xi1>
|
|
// CHECK-NEXT: %[[MASK:.*]] = llvm.insertvalue %[[MASK2]], %[[RES2]][2] : !llvm.array<3 x vector<[1]xi1>>
|
|
%mask = arm_sve.convert_from_svbool %svbool : vector<3x[1]xi1>
|
|
// CHECK-NEXT: llvm.return %[[MASK]] : !llvm.array<3 x vector<[1]xi1>>
|
|
return %mask : vector<3x[1]xi1>
|
|
}
|
|
|
|
// -----
|
|
|
|
func.func @arm_sve_zip_x2(%a: vector<[8]xi16>, %b: vector<[8]xi16>)
|
|
-> (vector<[8]xi16>, vector<[8]xi16>)
|
|
{
|
|
// CHECK: arm_sve.intr.zip.x2
|
|
%0, %1 = arm_sve.zip.x2 %a, %b : vector<[8]xi16>
|
|
return %0, %1 : vector<[8]xi16>, vector<[8]xi16>
|
|
}
|
|
|
|
// -----
|
|
|
|
func.func @arm_sve_zip_x4(
|
|
%a: vector<[16]xi8>,
|
|
%b: vector<[16]xi8>,
|
|
%c: vector<[16]xi8>,
|
|
%d: vector<[16]xi8>
|
|
) -> (vector<[16]xi8>, vector<[16]xi8>, vector<[16]xi8>, vector<[16]xi8>)
|
|
{
|
|
// CHECK: arm_sve.intr.zip.x4
|
|
%0, %1, %2, %3 = arm_sve.zip.x4 %a, %b, %c, %d : vector<[16]xi8>
|
|
return %0, %1, %2, %3 : vector<[16]xi8>, vector<[16]xi8>, vector<[16]xi8>, vector<[16]xi8>
|
|
}
|
|
|
|
// -----
|
|
|
|
// CHECK-LABEL: @arm_sve_predicate_sized_create_masks(
|
|
// CHECK-SAME: %[[INDEX:.*]]: i64
|
|
func.func @arm_sve_predicate_sized_create_masks(%index: index) -> (vector<[2]xi1>, vector<[4]xi1>, vector<[8]xi1>, vector<[16]xi1>) {
|
|
// CHECK: %[[ZERO:.*]] = llvm.mlir.zero : i64
|
|
// CHECK: %[[P2:.*]] = "arm_sve.intr.whilelt"(%[[ZERO]], %[[INDEX]]) : (i64, i64) -> vector<[2]xi1>
|
|
%0 = vector.create_mask %index : vector<[2]xi1>
|
|
// CHECK: %[[P4:.*]] = "arm_sve.intr.whilelt"(%[[ZERO]], %[[INDEX]]) : (i64, i64) -> vector<[4]xi1>
|
|
%1 = vector.create_mask %index : vector<[4]xi1>
|
|
// CHECK: %[[P8:.*]] = "arm_sve.intr.whilelt"(%[[ZERO]], %[[INDEX]]) : (i64, i64) -> vector<[8]xi1>
|
|
%2 = vector.create_mask %index : vector<[8]xi1>
|
|
// CHECK: %[[P16:.*]] = "arm_sve.intr.whilelt"(%[[ZERO]], %[[INDEX]]) : (i64, i64) -> vector<[16]xi1>
|
|
%3 = vector.create_mask %index : vector<[16]xi1>
|
|
return %0, %1, %2, %3 : vector<[2]xi1>, vector<[4]xi1>, vector<[8]xi1>, vector<[16]xi1>
|
|
}
|
|
|
|
// -----
|
|
|
|
// CHECK-LABEL: @arm_sve_unsupported_create_masks
|
|
func.func @arm_sve_unsupported_create_masks(%index: index) -> (vector<[1]xi1>, vector<[7]xi1>, vector<[32]xi1>) {
|
|
// CHECK-NOT: arm_sve.intr.whilelt
|
|
%0 = vector.create_mask %index : vector<[1]xi1>
|
|
%1 = vector.create_mask %index : vector<[7]xi1>
|
|
%2 = vector.create_mask %index : vector<[32]xi1>
|
|
return %0, %1, %2 : vector<[1]xi1>, vector<[7]xi1>, vector<[32]xi1>
|
|
}
|
|
|
|
// -----
|
|
|
|
// CHECK-LABEL: @arm_sve_psel_matching_predicate_types(
|
|
// CHECK-SAME: %[[P0:[a-z0-9]+]]: vector<[4]xi1>,
|
|
// CHECK-SAME: %[[P1:[a-z0-9]+]]: vector<[4]xi1>,
|
|
// CHECK-SAME: %[[INDEX:[a-z0-9]+]]: i64
|
|
func.func @arm_sve_psel_matching_predicate_types(%p0: vector<[4]xi1>, %p1: vector<[4]xi1>, %index: index) -> vector<[4]xi1>
|
|
{
|
|
// CHECK-DAG: %[[INDEX_I32:.*]] = llvm.trunc %[[INDEX]] : i64 to i32
|
|
// CHECK-DAG: %[[P0_IN:.*]] = "arm_sve.intr.convert.to.svbool"(%[[P0]]) : (vector<[4]xi1>) -> vector<[16]xi1>
|
|
// CHECK-NEXT: %[[PSEL:.*]] = "arm_sve.intr.psel"(%[[P0_IN]], %[[P1]], %[[INDEX_I32]]) : (vector<[16]xi1>, vector<[4]xi1>, i32) -> vector<[16]xi1>
|
|
// CHECK-NEXT: %[[RES:.*]] = "arm_sve.intr.convert.from.svbool"(%[[PSEL]]) : (vector<[16]xi1>) -> vector<[4]xi1>
|
|
%0 = arm_sve.psel %p0, %p1[%index] : vector<[4]xi1>, vector<[4]xi1>
|
|
return %0 : vector<[4]xi1>
|
|
}
|
|
|
|
// -----
|
|
|
|
// CHECK-LABEL: @arm_sve_psel_mixed_predicate_types(
|
|
// CHECK-SAME: %[[P0:[a-z0-9]+]]: vector<[8]xi1>,
|
|
// CHECK-SAME: %[[P1:[a-z0-9]+]]: vector<[16]xi1>,
|
|
// CHECK-SAME: %[[INDEX:[a-z0-9]+]]: i64
|
|
func.func @arm_sve_psel_mixed_predicate_types(%p0: vector<[8]xi1>, %p1: vector<[16]xi1>, %index: index) -> vector<[8]xi1>
|
|
{
|
|
// CHECK-DAG: %[[INDEX_I32:.*]] = llvm.trunc %[[INDEX]] : i64 to i32
|
|
// CHECK-DAG: %[[P0_IN:.*]] = "arm_sve.intr.convert.to.svbool"(%[[P0]]) : (vector<[8]xi1>) -> vector<[16]xi1>
|
|
// CHECK-NEXT: %[[PSEL:.*]] = "arm_sve.intr.psel"(%[[P0_IN]], %[[P1]], %[[INDEX_I32]]) : (vector<[16]xi1>, vector<[16]xi1>, i32) -> vector<[16]xi1>
|
|
// CHECK-NEXT: %[[RES:.*]] = "arm_sve.intr.convert.from.svbool"(%[[PSEL]]) : (vector<[16]xi1>) -> vector<[8]xi1>
|
|
%0 = arm_sve.psel %p0, %p1[%index] : vector<[8]xi1>, vector<[16]xi1>
|
|
return %0 : vector<[8]xi1>
|
|
}
|
|
|
|
// -----
|
|
|
|
// CHECK-LABEL: @arm_sve_dupq_lane(
|
|
// CHECK-SAME: %[[A0:[a-z0-9]+]]: vector<[16]xi8>
|
|
// CHECK-SAME: %[[A1:[a-z0-9]+]]: vector<[8]xi16>
|
|
// CHECK-SAME: %[[A2:[a-z0-9]+]]: vector<[8]xf16>
|
|
// CHECK-SAME: %[[A3:[a-z0-9]+]]: vector<[8]xbf16>
|
|
// CHECK-SAME: %[[A4:[a-z0-9]+]]: vector<[4]xi32>
|
|
// CHECK-SAME: %[[A5:[a-z0-9]+]]: vector<[4]xf32>
|
|
// CHECK-SAME: %[[A6:[a-z0-9]+]]: vector<[2]xi64>
|
|
// CHECK-SAME: %[[A7:[a-z0-9]+]]: vector<[2]xf64>
|
|
// CHECK-SAME: -> !llvm.struct<(vector<[16]xi8>, vector<[8]xi16>, vector<[8]xf16>, vector<[8]xbf16>, vector<[4]xi32>, vector<[4]xf32>, vector<[2]xi64>, vector<[2]xf64>)> {
|
|
func.func @arm_sve_dupq_lane(
|
|
%v16i8: vector<[16]xi8>, %v8i16: vector<[8]xi16>,
|
|
%v8f16: vector<[8]xf16>, %v8bf16: vector<[8]xbf16>,
|
|
%v4i32: vector<[4]xi32>, %v4f32: vector<[4]xf32>,
|
|
%v2i64: vector<[2]xi64>, %v2f64: vector<[2]xf64>)
|
|
-> (vector<[16]xi8>, vector<[8]xi16>, vector<[8]xf16>, vector<[8]xbf16>,
|
|
vector<[4]xi32>, vector<[4]xf32>, vector<[2]xi64>, vector<[2]xf64>) {
|
|
// CHECK: "arm_sve.intr.dupq_lane"(%[[A0]]) <{lane = 0 : i64}> : (vector<[16]xi8>) -> vector<[16]xi8>
|
|
%0 = arm_sve.dupq_lane %v16i8[0] : vector<[16]xi8>
|
|
// CHECK: "arm_sve.intr.dupq_lane"(%[[A1]]) <{lane = 1 : i64}> : (vector<[8]xi16>) -> vector<[8]xi16>
|
|
%1 = arm_sve.dupq_lane %v8i16[1] : vector<[8]xi16>
|
|
// CHECK: "arm_sve.intr.dupq_lane"(%[[A2]]) <{lane = 2 : i64}> : (vector<[8]xf16>) -> vector<[8]xf16>
|
|
%2 = arm_sve.dupq_lane %v8f16[2] : vector<[8]xf16>
|
|
// CHECK: "arm_sve.intr.dupq_lane"(%[[A3]]) <{lane = 3 : i64}> : (vector<[8]xbf16>) -> vector<[8]xbf16>
|
|
%3 = arm_sve.dupq_lane %v8bf16[3] : vector<[8]xbf16>
|
|
// CHECK: "arm_sve.intr.dupq_lane"(%[[A4]]) <{lane = 4 : i64}> : (vector<[4]xi32>) -> vector<[4]xi32>
|
|
%4 = arm_sve.dupq_lane %v4i32[4] : vector<[4]xi32>
|
|
// CHECK: "arm_sve.intr.dupq_lane"(%[[A5]]) <{lane = 5 : i64}> : (vector<[4]xf32>) -> vector<[4]xf32>
|
|
%5 = arm_sve.dupq_lane %v4f32[5] : vector<[4]xf32>
|
|
// CHECK: "arm_sve.intr.dupq_lane"(%[[A6]]) <{lane = 6 : i64}> : (vector<[2]xi64>) -> vector<[2]xi64>
|
|
%6 = arm_sve.dupq_lane %v2i64[6] : vector<[2]xi64>
|
|
// CHECK: "arm_sve.intr.dupq_lane"(%[[A7]]) <{lane = 7 : i64}> : (vector<[2]xf64>) -> vector<[2]xf64>
|
|
%7 = arm_sve.dupq_lane %v2f64[7] : vector<[2]xf64>
|
|
|
|
return %0, %1, %2, %3, %4, %5, %6, %7
|
|
: vector<[16]xi8>, vector<[8]xi16>, vector<[8]xf16>, vector<[8]xbf16>,
|
|
vector<[4]xi32>, vector<[4]xf32>, vector<[2]xi64>, vector<[2]xf64>
|
|
}
|