derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
348 lines
12 KiB
C
348 lines
12 KiB
C
// This file was automatically generated. Do not edit.
|
|
|
|
// We use a special strategy to force the generation of the PTX. This is mainly
|
|
// a fight against dead-code-elimination in the NVVM layer.
|
|
//
|
|
// The reason we need this strategy is because certain older versions of ptxas
|
|
// segfault when a non-sensical sequence of PTX is generated. So instead, we try
|
|
// to force the instantiation and compilation to PTX of all the overloads of the
|
|
// PTX wrapping functions.
|
|
//
|
|
// We do this by writing a function pointer of each overload to the kernel
|
|
// parameter `fn_ptr`.
|
|
//
|
|
// Because `fn_ptr` is possibly visible outside this translation unit, the
|
|
// compiler must compile all the functions which are stored.
|
|
|
|
__global__ void test_get_sreg(void** fn_ptr)
|
|
{
|
|
#if __cccl_ptx_isa >= 200
|
|
// mov.u32 sreg_value, %%tid.x;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_tid_x));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
// mov.u32 sreg_value, %%tid.y;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_tid_y));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
// mov.u32 sreg_value, %%tid.z;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_tid_z));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
// mov.u32 sreg_value, %%ntid.x;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_ntid_x));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
// mov.u32 sreg_value, %%ntid.y;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_ntid_y));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
// mov.u32 sreg_value, %%ntid.z;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_ntid_z));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 130
|
|
// mov.u32 sreg_value, %%laneid;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_laneid));
|
|
#endif // __cccl_ptx_isa >= 130
|
|
|
|
#if __cccl_ptx_isa >= 130
|
|
// mov.u32 sreg_value, %%warpid;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_warpid));
|
|
#endif // __cccl_ptx_isa >= 130
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
NV_IF_TARGET(NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u32 sreg_value, %%nwarpid;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_nwarpid));));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
// mov.u32 sreg_value, %%ctaid.x;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_ctaid_x));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
// mov.u32 sreg_value, %%ctaid.y;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_ctaid_y));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
// mov.u32 sreg_value, %%ctaid.z;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_ctaid_z));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
// mov.u32 sreg_value, %%nctaid.x;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_nctaid_x));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
// mov.u32 sreg_value, %%nctaid.y;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_nctaid_y));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
// mov.u32 sreg_value, %%nctaid.z;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_nctaid_z));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 130
|
|
// mov.u32 sreg_value, %%smid;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_smid));
|
|
#endif // __cccl_ptx_isa >= 130
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
NV_IF_TARGET(NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u32 sreg_value, %%nsmid;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_nsmid));));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 300
|
|
// mov.u64 sreg_value, %%gridid;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint64_t (*)()>(cuda::ptx::get_sreg_gridid));
|
|
#endif // __cccl_ptx_isa >= 300
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.pred sreg_value, %%is_explicit_cluster;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<bool (*)()>(cuda::ptx::get_sreg_is_explicit_cluster));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%clusterid.x;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_clusterid_x));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%clusterid.y;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_clusterid_y));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%clusterid.z;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_clusterid_z));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%nclusterid.x;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_nclusterid_x));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%nclusterid.y;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_nclusterid_y));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%nclusterid.z;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_nclusterid_z));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%cluster_ctaid.x;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_cluster_ctaid_x));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%cluster_ctaid.y;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_cluster_ctaid_y));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%cluster_ctaid.z;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_cluster_ctaid_z));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%cluster_nctaid.x;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_cluster_nctaid_x));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%cluster_nctaid.y;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_cluster_nctaid_y));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%cluster_nctaid.z;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_cluster_nctaid_z));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%cluster_ctarank;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_cluster_ctarank));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 780
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%cluster_nctarank;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_cluster_nctarank));));
|
|
#endif // __cccl_ptx_isa >= 780
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u32 sreg_value, %%lanemask_eq;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_lanemask_eq));));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u32 sreg_value, %%lanemask_le;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_lanemask_le));));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u32 sreg_value, %%lanemask_lt;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_lanemask_lt));));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u32 sreg_value, %%lanemask_ge;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_lanemask_ge));));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u32 sreg_value, %%lanemask_gt;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_lanemask_gt));));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 100
|
|
// mov.u32 sreg_value, %%clock;
|
|
*fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_clock));
|
|
#endif // __cccl_ptx_isa >= 100
|
|
|
|
#if __cccl_ptx_isa >= 500
|
|
NV_IF_TARGET(NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u32 sreg_value, %%clock_hi;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_clock_hi));));
|
|
#endif // __cccl_ptx_isa >= 500
|
|
|
|
#if __cccl_ptx_isa >= 200
|
|
NV_IF_TARGET(NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u64 sreg_value, %%clock64;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint64_t (*)()>(cuda::ptx::get_sreg_clock64));));
|
|
#endif // __cccl_ptx_isa >= 200
|
|
|
|
#if __cccl_ptx_isa >= 310
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u64 sreg_value, %%globaltimer;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint64_t (*)()>(cuda::ptx::get_sreg_globaltimer));));
|
|
#endif // __cccl_ptx_isa >= 310
|
|
|
|
#if __cccl_ptx_isa >= 310
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u32 sreg_value, %%globaltimer_lo;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_globaltimer_lo));));
|
|
#endif // __cccl_ptx_isa >= 310
|
|
|
|
#if __cccl_ptx_isa >= 310
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u32 sreg_value, %%globaltimer_hi;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_globaltimer_hi));));
|
|
#endif // __cccl_ptx_isa >= 310
|
|
|
|
#if __cccl_ptx_isa >= 410
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u32 sreg_value, %%total_smem_size;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_total_smem_size));));
|
|
#endif // __cccl_ptx_isa >= 410
|
|
|
|
#if __cccl_ptx_isa >= 810
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_90,
|
|
(
|
|
// mov.u32 sreg_value, %%aggr_smem_size;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_aggr_smem_size));));
|
|
#endif // __cccl_ptx_isa >= 810
|
|
|
|
#if __cccl_ptx_isa >= 410
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_35,
|
|
(
|
|
// mov.u32 sreg_value, %%dynamic_smem_size;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint32_t (*)()>(cuda::ptx::get_sreg_dynamic_smem_size));));
|
|
#endif // __cccl_ptx_isa >= 410
|
|
|
|
#if __cccl_ptx_isa >= 800
|
|
NV_IF_TARGET(
|
|
NV_PROVIDES_SM_50,
|
|
(
|
|
// mov.u64 sreg_value, %%current_graph_exec;
|
|
* fn_ptr++ = reinterpret_cast<void*>(static_cast<uint64_t (*)()>(cuda::ptx::get_sreg_current_graph_exec));));
|
|
#endif // __cccl_ptx_isa >= 800
|
|
}
|