Files
TheRock/math-libs/libhipcxx/.upstream-tests/test/cuda/ptx/generated/multimem_red.h
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

841 lines
45 KiB
C

// This file was automatically generated. Do not edit.
// We use a special strategy to force the generation of the PTX. This is mainly
// a fight against dead-code-elimination in the NVVM layer.
//
// The reason we need this strategy is because certain older versions of ptxas
// segfault when a non-sensical sequence of PTX is generated. So instead, we try
// to force the instantiation and compilation to PTX of all the overloads of the
// PTX wrapping functions.
//
// We do this by writing a function pointer of each overload to the kernel
// parameter `fn_ptr`.
//
// Because `fn_ptr` is possibly visible outside this translation unit, the
// compiler must compile all the functions which are stored.
__global__ void test_multimem_red(void** fn_ptr)
{
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.min.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_min_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.min.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_min_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.min.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_min_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.min.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_min_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.min.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_min_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.min.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_min_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.min.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_min_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.min.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_min_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.min.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_min_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.min.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_min_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.min.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_min_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.min.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_min_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.min.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_min_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.min.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_min_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.min.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_min_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.min.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_min_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.min.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_min_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.min.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_min_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.min.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_min_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.min.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_min_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.min.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_min_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.min.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_min_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.min.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_min_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.min.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_min_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.min.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_min_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.min.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_min_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.min.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_min_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.min.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_min_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.min.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_min_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.min.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_min_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.min.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_min_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.min.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_min_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.max.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_max_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.max.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_max_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.max.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_max_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.max.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_max_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.max.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_max_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.max.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_max_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.max.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_max_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.max.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_max_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.max.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_max_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.max.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_max_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.max.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_max_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.max.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_max_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.max.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_max_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.max.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_max_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.max.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_max_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.max.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_max_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.max.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_max_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.max.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_max_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.max.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_max_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.max.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_max_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.max.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_max_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.max.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_max_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.max.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_max_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.max.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_max_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.max.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_max_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.max.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_max_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.max.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_max_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.max.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_max_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.max.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_max_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.max.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_max_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.max.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_max_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.max.s64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_max_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.add.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_add_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.add.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_add_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.add.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_add_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.add.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_add_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.add.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_add_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.add.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_add_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.add.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_add_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.add.u32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_add_t, uint32_t*, uint32_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_add_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_add_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_add_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_add_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_add_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_add_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_add_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_add_t, uint64_t*, uint64_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.add.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_add_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.add.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_add_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.add.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_add_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.add.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_add_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.add.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_add_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.add.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_add_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.add.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_add_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.add.s32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_add_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_add_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_add_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_add_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_add_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_add_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_add_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_add_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.add.u64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_add_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.and.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_and_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.and.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_and_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.and.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_and_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.and.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_and_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.and.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_and_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.and.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_and_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.and.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_and_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.and.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_and_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.or.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_or_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.or.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_or_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.or.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_or_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.or.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_or_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.or.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_or_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.or.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_or_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.or.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_or_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.or.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_or_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.xor.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_xor_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.xor.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_xor_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.xor.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_xor_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.xor.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_xor_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.xor.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_xor_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.xor.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_xor_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.xor.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_xor_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.xor.b32 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_xor_op_t, int32_t*, int32_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.and.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_and_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.and.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_and_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.and.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_and_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.and.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_and_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.and.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_and_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.and.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_and_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.and.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_and_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.and.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_and_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.or.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_or_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.or.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_or_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.or.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_or_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.or.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_or_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.or.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_or_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.or.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_or_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.or.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_or_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.or.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_or_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
#if __cccl_ptx_isa >= 810
NV_IF_TARGET(
NV_PROVIDES_SM_90,
(
// multimem.red.relaxed.cta.global.xor.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cta_t, cuda::ptx::op_xor_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.cluster.global.xor.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_xor_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.gpu.global.xor.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_xor_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.relaxed.sys.global.xor.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_relaxed_t, cuda::ptx::scope_sys_t, cuda::ptx::op_xor_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cta.global.xor.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cta_t, cuda::ptx::op_xor_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.cluster.global.xor.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_cluster_t, cuda::ptx::op_xor_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.gpu.global.xor.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_gpu_t, cuda::ptx::op_xor_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));
// multimem.red.release.sys.global.xor.b64 [addr], val;
* fn_ptr++ = reinterpret_cast<void*>(
static_cast<void (*)(
cuda::ptx::sem_release_t, cuda::ptx::scope_sys_t, cuda::ptx::op_xor_op_t, int64_t*, int64_t)>(
cuda::ptx::multimem_red));));
#endif // __cccl_ptx_isa >= 810
}