derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
620 lines
22 KiB
C++
620 lines
22 KiB
C++
/* ************************************************************************
|
|
* Copyright (C) 2016-2025 Advanced Micro Devices, Inc. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*
|
|
* ************************************************************************ */
|
|
|
|
#include <fstream>
|
|
#include <iostream>
|
|
#include <limits>
|
|
#include <stdlib.h>
|
|
#include <typeinfo>
|
|
#include <vector>
|
|
|
|
#include "hipblas_unique_ptr.hpp"
|
|
#include "testing_common.hpp"
|
|
|
|
/* ============================================================================================ */
|
|
|
|
using hipblasGeamBatchedModel = ArgumentModel<e_a_type,
|
|
e_transA,
|
|
e_transB,
|
|
e_M,
|
|
e_N,
|
|
e_alpha,
|
|
e_lda,
|
|
e_beta,
|
|
e_ldb,
|
|
e_ldc,
|
|
e_batch_count>;
|
|
|
|
inline void testname_geam_batched(const Arguments& arg, std::string& name)
|
|
{
|
|
hipblasGeamBatchedModel{}.test_name(arg, name);
|
|
}
|
|
|
|
template <typename T>
|
|
void testing_geam_batched_bad_arg(const Arguments& arg)
|
|
{
|
|
using Ts = hipblas_internal_type<T>;
|
|
auto hipblasGeamBatchedFn
|
|
= arg.api == FORTRAN ? hipblasGeamBatched<T, true> : hipblasGeamBatched<T, false>;
|
|
auto hipblasGeamBatchedFn_64
|
|
= arg.api == FORTRAN_64 ? hipblasGeamBatched_64<T, true> : hipblasGeamBatched_64<T, false>;
|
|
|
|
hipblasLocalHandle handle(arg);
|
|
|
|
int64_t M = 101;
|
|
int64_t N = 100;
|
|
int64_t lda = 102;
|
|
int64_t ldb = 103;
|
|
int64_t ldc = 104;
|
|
int64_t batch_count = 2;
|
|
|
|
hipblasOperation_t transA = HIPBLAS_OP_N;
|
|
hipblasOperation_t transB = HIPBLAS_OP_N;
|
|
|
|
int64_t A_row = transA == HIPBLAS_OP_N ? M : N;
|
|
int64_t A_col = transA == HIPBLAS_OP_N ? N : M;
|
|
int64_t B_row = transB == HIPBLAS_OP_N ? M : N;
|
|
int64_t B_col = transB == HIPBLAS_OP_N ? N : M;
|
|
|
|
// Allocate device memory
|
|
device_batch_matrix<T> dA(A_row, A_col, lda, batch_count);
|
|
device_batch_matrix<T> dB(B_row, B_col, ldb, batch_count);
|
|
device_batch_matrix<T> dC(M, N, ldc, batch_count);
|
|
|
|
device_vector<T> d_alpha(1), d_beta(1), d_zero(1);
|
|
const Ts h_alpha{1}, h_beta{2}, h_zero{0};
|
|
|
|
const Ts* alpha = &h_alpha;
|
|
const Ts* beta = &h_beta;
|
|
const Ts* zero = &h_zero;
|
|
|
|
for(auto pointer_mode : {HIPBLAS_POINTER_MODE_HOST, HIPBLAS_POINTER_MODE_DEVICE})
|
|
{
|
|
CHECK_HIPBLAS_ERROR(hipblasSetPointerMode(handle, pointer_mode));
|
|
|
|
if(pointer_mode == HIPBLAS_POINTER_MODE_DEVICE)
|
|
{
|
|
CHECK_HIP_ERROR(hipMemcpy(d_alpha, alpha, sizeof(*alpha), hipMemcpyHostToDevice));
|
|
CHECK_HIP_ERROR(hipMemcpy(d_beta, beta, sizeof(*beta), hipMemcpyHostToDevice));
|
|
CHECK_HIP_ERROR(hipMemcpy(d_zero, zero, sizeof(*zero), hipMemcpyHostToDevice));
|
|
alpha = d_alpha;
|
|
beta = d_beta;
|
|
zero = d_zero;
|
|
}
|
|
|
|
DAPI_EXPECT(HIPBLAS_STATUS_NOT_INITIALIZED,
|
|
hipblasGeamBatchedFn,
|
|
(nullptr,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
alpha,
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
beta,
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
dC.ptr_on_device(),
|
|
ldc,
|
|
batch_count));
|
|
|
|
DAPI_EXPECT(HIPBLAS_STATUS_INVALID_ENUM,
|
|
hipblasGeamBatchedFn,
|
|
(handle,
|
|
(hipblasOperation_t)HIPBLAS_FILL_MODE_FULL,
|
|
transB,
|
|
M,
|
|
N,
|
|
alpha,
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
beta,
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
dC.ptr_on_device(),
|
|
ldc,
|
|
batch_count));
|
|
DAPI_EXPECT(HIPBLAS_STATUS_INVALID_ENUM,
|
|
hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
(hipblasOperation_t)HIPBLAS_FILL_MODE_FULL,
|
|
M,
|
|
N,
|
|
alpha,
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
beta,
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
dC.ptr_on_device(),
|
|
ldc,
|
|
batch_count));
|
|
|
|
if(arg.bad_arg_all)
|
|
{
|
|
// (dA == dC) => (lda == ldc) else invalid_value
|
|
DAPI_EXPECT(HIPBLAS_STATUS_INVALID_VALUE,
|
|
hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
alpha,
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
beta,
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
dA.ptr_on_device(),
|
|
lda + 1,
|
|
batch_count));
|
|
|
|
// (dB == dC) => (ldb == ldc) else invalid value
|
|
DAPI_EXPECT(HIPBLAS_STATUS_INVALID_VALUE,
|
|
hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
alpha,
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
beta,
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
dB.ptr_on_device(),
|
|
ldb + 1,
|
|
batch_count));
|
|
|
|
DAPI_EXPECT(HIPBLAS_STATUS_INVALID_VALUE,
|
|
hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
nullptr,
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
beta,
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
dC.ptr_on_device(),
|
|
ldc,
|
|
batch_count));
|
|
DAPI_EXPECT(HIPBLAS_STATUS_INVALID_VALUE,
|
|
hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
alpha,
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
nullptr,
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
dC.ptr_on_device(),
|
|
ldc,
|
|
batch_count));
|
|
DAPI_EXPECT(HIPBLAS_STATUS_INVALID_VALUE,
|
|
hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
alpha,
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
beta,
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
nullptr,
|
|
ldc,
|
|
batch_count));
|
|
|
|
if(pointer_mode == HIPBLAS_POINTER_MODE_HOST)
|
|
{
|
|
DAPI_EXPECT(HIPBLAS_STATUS_INVALID_VALUE,
|
|
hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
alpha,
|
|
nullptr,
|
|
lda,
|
|
beta,
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
dC.ptr_on_device(),
|
|
ldc,
|
|
batch_count));
|
|
DAPI_EXPECT(HIPBLAS_STATUS_INVALID_VALUE,
|
|
hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
alpha,
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
beta,
|
|
nullptr,
|
|
ldb,
|
|
dC.ptr_on_device(),
|
|
ldc,
|
|
batch_count));
|
|
}
|
|
|
|
// alpha == 0, can have A be nullptr. beta == 0 can have B be nullptr
|
|
DAPI_CHECK(hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
zero,
|
|
nullptr,
|
|
lda,
|
|
beta,
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
dC.ptr_on_device(),
|
|
ldc,
|
|
batch_count));
|
|
DAPI_CHECK(hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
alpha,
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
zero,
|
|
nullptr,
|
|
ldb,
|
|
dC.ptr_on_device(),
|
|
ldc,
|
|
batch_count));
|
|
|
|
// 64-bit interface tests
|
|
DAPI_EXPECT((arg.api & c_API_64) ? HIPBLAS_STATUS_SUCCESS
|
|
: HIPBLAS_STATUS_INVALID_VALUE,
|
|
hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
0,
|
|
c_i32_overflow,
|
|
nullptr,
|
|
nullptr,
|
|
c_i32_overflow,
|
|
nullptr,
|
|
nullptr,
|
|
c_i32_overflow,
|
|
nullptr,
|
|
c_i32_overflow,
|
|
c_i32_overflow));
|
|
DAPI_EXPECT((arg.api & c_API_64) ? HIPBLAS_STATUS_SUCCESS
|
|
: HIPBLAS_STATUS_INVALID_VALUE,
|
|
hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
c_i32_overflow,
|
|
0,
|
|
nullptr,
|
|
nullptr,
|
|
c_i32_overflow,
|
|
nullptr,
|
|
nullptr,
|
|
c_i32_overflow,
|
|
nullptr,
|
|
c_i32_overflow,
|
|
c_i32_overflow));
|
|
}
|
|
|
|
// If M == 0 || N == 0 || batch_count == 0, can have nullptrs
|
|
DAPI_CHECK(hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
0,
|
|
N,
|
|
nullptr,
|
|
nullptr,
|
|
lda,
|
|
nullptr,
|
|
nullptr,
|
|
lda,
|
|
nullptr,
|
|
lda,
|
|
batch_count));
|
|
DAPI_CHECK(hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
0,
|
|
nullptr,
|
|
nullptr,
|
|
lda,
|
|
nullptr,
|
|
nullptr,
|
|
lda,
|
|
nullptr,
|
|
lda,
|
|
batch_count));
|
|
DAPI_CHECK(hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
nullptr,
|
|
nullptr,
|
|
lda,
|
|
nullptr,
|
|
nullptr,
|
|
lda,
|
|
nullptr,
|
|
lda,
|
|
0));
|
|
}
|
|
}
|
|
|
|
template <typename T>
|
|
void testing_geam_batched(const Arguments& arg)
|
|
{
|
|
using Ts = hipblas_internal_type<T>;
|
|
auto hipblasGeamBatchedFn
|
|
= arg.api == FORTRAN ? hipblasGeamBatched<T, true> : hipblasGeamBatched<T, false>;
|
|
auto hipblasGeamBatchedFn_64
|
|
= arg.api == FORTRAN_64 ? hipblasGeamBatched_64<T, true> : hipblasGeamBatched_64<T, false>;
|
|
|
|
hipblasOperation_t transA = char2hipblas_operation(arg.transA);
|
|
hipblasOperation_t transB = char2hipblas_operation(arg.transB);
|
|
int64_t M = arg.M;
|
|
int64_t N = arg.N;
|
|
int64_t lda = arg.lda;
|
|
int64_t ldb = arg.ldb;
|
|
int64_t ldc = arg.ldc;
|
|
int64_t batch_count = arg.batch_count;
|
|
|
|
T h_alpha = arg.get_alpha<T>();
|
|
T h_beta = arg.get_beta<T>();
|
|
|
|
hipblasLocalHandle handle(arg);
|
|
|
|
int64_t A_row = transA == HIPBLAS_OP_N ? M : N;
|
|
int64_t A_col = transA == HIPBLAS_OP_N ? N : M;
|
|
int64_t B_row = transB == HIPBLAS_OP_N ? M : N;
|
|
int64_t B_col = transB == HIPBLAS_OP_N ? N : M;
|
|
|
|
// check here to prevent undefined memory allocation error
|
|
bool invalid_size = M < 0 || N < 0 || batch_count < 0 || lda < A_row || ldb < B_row || ldc < M;
|
|
if(invalid_size || !N || !M || !batch_count)
|
|
{
|
|
DAPI_EXPECT((invalid_size ? HIPBLAS_STATUS_INVALID_VALUE : HIPBLAS_STATUS_SUCCESS),
|
|
hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
nullptr,
|
|
nullptr,
|
|
lda,
|
|
nullptr,
|
|
nullptr,
|
|
ldb,
|
|
nullptr,
|
|
ldc,
|
|
batch_count));
|
|
return;
|
|
}
|
|
|
|
double gpu_time_used{0}, hipblas_error_host{0}, hipblas_error_device{0};
|
|
|
|
// Naming: `h` is in CPU (host) memory(eg hA), `d` is in GPU (device) memory (eg dA).
|
|
// Allocate host memory
|
|
host_batch_matrix<T> hA(A_row, A_col, lda, batch_count);
|
|
host_batch_matrix<T> hB(B_row, B_col, ldb, batch_count);
|
|
host_batch_matrix<T> hC_host(M, N, ldc, batch_count);
|
|
host_batch_matrix<T> hC_device(M, N, ldc, batch_count);
|
|
host_batch_matrix<T> hC_cpu(M, N, ldc, batch_count);
|
|
|
|
// Check host memory allocation
|
|
CHECK_HIP_ERROR(hA.memcheck());
|
|
CHECK_HIP_ERROR(hB.memcheck());
|
|
CHECK_HIP_ERROR(hC_host.memcheck());
|
|
CHECK_HIP_ERROR(hC_device.memcheck());
|
|
CHECK_HIP_ERROR(hC_cpu.memcheck());
|
|
|
|
// Allocate device memory
|
|
device_batch_matrix<T> dA(A_row, A_col, lda, batch_count);
|
|
device_batch_matrix<T> dB(B_row, B_col, ldb, batch_count);
|
|
device_batch_matrix<T> dC(M, N, ldc, batch_count);
|
|
device_batch_matrix<T> dC_in_place(M, N, ldc, batch_count);
|
|
device_vector<T> d_alpha(1);
|
|
device_vector<T> d_beta(1);
|
|
|
|
// Check device memory allocation
|
|
CHECK_DEVICE_ALLOCATION(dA.memcheck());
|
|
CHECK_DEVICE_ALLOCATION(dB.memcheck());
|
|
CHECK_DEVICE_ALLOCATION(dC.memcheck());
|
|
CHECK_DEVICE_ALLOCATION(d_alpha.memcheck());
|
|
CHECK_DEVICE_ALLOCATION(d_beta.memcheck());
|
|
|
|
// Initial Data on CPU
|
|
hipblas_init_matrix(hA, arg, hipblas_client_alpha_sets_nan, hipblas_general_matrix, true);
|
|
hipblas_init_matrix(hB, arg, hipblas_client_beta_sets_nan, hipblas_general_matrix, false, true);
|
|
hipblas_init_matrix(hC_host, arg, hipblas_client_beta_sets_nan, hipblas_general_matrix);
|
|
|
|
hC_device.copy_from(hC_host);
|
|
hC_cpu.copy_from(hC_host);
|
|
|
|
// copy data from CPU to device
|
|
CHECK_HIP_ERROR(dA.transfer_from(hA));
|
|
CHECK_HIP_ERROR(dB.transfer_from(hB));
|
|
CHECK_HIP_ERROR(dC.transfer_from(hC_host));
|
|
CHECK_HIP_ERROR(hipMemcpy(d_alpha, &h_alpha, sizeof(T), hipMemcpyHostToDevice));
|
|
CHECK_HIP_ERROR(hipMemcpy(d_beta, &h_beta, sizeof(T), hipMemcpyHostToDevice));
|
|
|
|
if(arg.norm_check || arg.unit_check)
|
|
{
|
|
/* =====================================================================
|
|
HIPBLAS
|
|
=================================================================== */
|
|
{
|
|
// &h_alpha and &h_beta are host pointers
|
|
CHECK_HIPBLAS_ERROR(hipblasSetPointerMode(handle, HIPBLAS_POINTER_MODE_HOST));
|
|
DAPI_CHECK(hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
reinterpret_cast<Ts*>(&h_alpha),
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
reinterpret_cast<Ts*>(&h_beta),
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
dC.ptr_on_device(),
|
|
ldc,
|
|
batch_count));
|
|
|
|
CHECK_HIP_ERROR(hC_host.transfer_from(dC));
|
|
}
|
|
{
|
|
CHECK_HIP_ERROR(dC.transfer_from(hC_device));
|
|
|
|
// d_alpha and d_beta are device pointers
|
|
CHECK_HIPBLAS_ERROR(hipblasSetPointerMode(handle, HIPBLAS_POINTER_MODE_DEVICE));
|
|
DAPI_CHECK(hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
d_alpha,
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
d_beta,
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
dC.ptr_on_device(),
|
|
ldc,
|
|
batch_count));
|
|
|
|
CHECK_HIP_ERROR(hC_device.transfer_from(dC));
|
|
}
|
|
|
|
/* =====================================================================
|
|
CPU BLAS
|
|
=================================================================== */
|
|
// reference calculation
|
|
for(int64_t b = 0; b < batch_count; b++)
|
|
{
|
|
ref_geam(transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
&h_alpha,
|
|
(T*)hA[b],
|
|
lda,
|
|
&h_beta,
|
|
(T*)hB[b],
|
|
ldb,
|
|
(T*)hC_cpu[b],
|
|
ldc);
|
|
}
|
|
|
|
// enable unit check, notice unit check is not invasive, but norm check is,
|
|
// unit check and norm check can not be interchanged their order
|
|
if(arg.unit_check)
|
|
{
|
|
unit_check_general<T>(M, N, batch_count, ldc, hC_cpu, hC_host);
|
|
unit_check_general<T>(M, N, batch_count, ldc, hC_cpu, hC_device);
|
|
}
|
|
|
|
if(arg.norm_check)
|
|
{
|
|
hipblas_error_host
|
|
= norm_check_general<T>('F', M, N, ldc, hC_cpu, hC_host, batch_count);
|
|
hipblas_error_device
|
|
= norm_check_general<T>('F', M, N, ldc, hC_cpu, hC_device, batch_count);
|
|
}
|
|
}
|
|
|
|
if(arg.timing)
|
|
{
|
|
hipStream_t stream;
|
|
CHECK_HIPBLAS_ERROR(hipblasGetStream(handle, &stream));
|
|
CHECK_HIPBLAS_ERROR(hipblasSetPointerMode(handle, HIPBLAS_POINTER_MODE_DEVICE));
|
|
|
|
int runs = arg.cold_iters + arg.iters;
|
|
for(int iter = 0; iter < runs; iter++)
|
|
{
|
|
if(iter == arg.cold_iters)
|
|
gpu_time_used = get_time_us_sync(stream);
|
|
|
|
DAPI_DISPATCH(hipblasGeamBatchedFn,
|
|
(handle,
|
|
transA,
|
|
transB,
|
|
M,
|
|
N,
|
|
d_alpha,
|
|
dA.ptr_on_device(),
|
|
lda,
|
|
d_beta,
|
|
dB.ptr_on_device(),
|
|
ldb,
|
|
dC.ptr_on_device(),
|
|
ldc,
|
|
batch_count));
|
|
}
|
|
gpu_time_used = get_time_us_sync(stream) - gpu_time_used; // in microseconds
|
|
|
|
hipblasGeamBatchedModel{}.log_args<T>(std::cout,
|
|
arg,
|
|
gpu_time_used,
|
|
geam_gflop_count<T>(M, N),
|
|
geam_gbyte_count<T>(M, N),
|
|
hipblas_error_host,
|
|
hipblas_error_device);
|
|
}
|
|
}
|