Files
TheRock/rocm-libraries/projects/rocsparse/clients/tests/test_spmm_batched_csr.yaml
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

499 lines
14 KiB
YAML

# ########################################################################
# Copyright (C) 2022-2026 Advanced Micro Devices, Inc. All rights Reserved.
#
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
#
# The above copyright notice and this permission notice shall be included in
# all copies or substantial portions of the Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
# THE SOFTWARE.
#
# ########################################################################
---
include: rocsparse_common.yaml
Definitions:
- &alpha_beta_range_quick
- { alpha: 1.0, beta: -1.0, alphai: 1.0, betai: -0.5 }
- &alpha_beta_range_checkin
- { alpha: 0.0, beta: 1.0, alphai: 1.5, betai: 0.5 }
- { alpha: 3.0, beta: 1.0, alphai: 2.0, betai: -0.5 }
- &alpha_beta_range_nightly
- { alpha: -0.5, beta: 0.5, alphai: 1.0, betai: -0.5 }
- { alpha: -1.0, beta: -0.5, alphai: 0.0, betai: 0.0 }
- &alpha_beta_range_stress
- { alpha: 1.0, beta: 0.0, alphai: 0.0, betai: 0.0 }
Tests:
# ##############################
# # Quick
# ##############################
- name: spmm_batched_csr
category: quick
function: spmm_batched_csr
indextype: *i32
precision: *single_only_precisions
M: [15, 32]
N: [2, 3]
K: [7, 27]
batch_count_A: [1]
batch_count_B: [7]
batch_count_C: [7]
alpha_beta: *alpha_beta_range_quick
transA: [rocsparse_operation_none, rocsparse_operation_transpose]
transB: [rocsparse_operation_none, rocsparse_operation_transpose]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_random]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_column]
orderC: [rocsparse_order_column]
- name: spmm_batched_csr
category: quick
function: spmm_batched_csr
indextype: *i64i32
precision: *double_only_precisions
M: [155, 300]
N: [22, 39]
K: [72, 265]
batch_count_A: [5]
batch_count_B: [1]
batch_count_C: [5]
alpha_beta: *alpha_beta_range_quick
transA: [rocsparse_operation_none, rocsparse_operation_transpose]
transB: [rocsparse_operation_none, rocsparse_operation_transpose]
baseA: [rocsparse_index_base_one]
matrix: [rocsparse_matrix_random]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_row]
orderC: [rocsparse_order_row]
- name: spmm_batched_csr
category: quick
function: spmm_batched_csr
indextype: *i32
precision: *single_only_precisions_complex
M: [300]
N: [300]
K: [1324]
batch_count_A: [8]
batch_count_B: [8]
batch_count_C: [8]
alpha_beta: *alpha_beta_range_quick
transA: [rocsparse_operation_none, rocsparse_operation_transpose]
transB: [rocsparse_operation_none, rocsparse_operation_transpose]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_random]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_column]
orderC: [rocsparse_order_column]
- name: spmm_batched_csr
category: quick
function: spmm_batched_csr
indextype: *i64
precision: *int8_int8_int32_int32_abct_precision
M: [300]
N: [187]
K: [482]
batch_count_A: [9]
batch_count_B: [1]
batch_count_C: [9]
alpha_beta: *alpha_beta_range_quick
transA: [rocsparse_operation_none, rocsparse_operation_transpose]
transB: [rocsparse_operation_none, rocsparse_operation_transpose]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_random]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_column]
orderC: [rocsparse_order_row]
rand_gen_min: -128.0
rand_gen_max: 127.0
convert_to_int: true
- name: spmm_batched_csr
category: quick
function: spmm_batched_csr
indextype: *i32
precision: *int8_int8_float32_float32_abct_precision
M: [286]
N: [109]
K: [568]
batch_count_A: [1]
batch_count_B: [10]
batch_count_C: [10]
alpha_beta: *alpha_beta_range_quick
transA: [rocsparse_operation_none, rocsparse_operation_transpose]
transB: [rocsparse_operation_none, rocsparse_operation_transpose]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_random]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_row]
orderC: [rocsparse_order_column]
rand_gen_min: -128.0
rand_gen_max: 127.0
convert_to_int: true
##############################
# Precheckin
##############################
- name: spmm_batched_csr_bad_arg
category: pre_checkin
function: spmm_batched_csr_bad_arg
indextype: *i32
precision: *single_only_precisions
- name: spmm_batched_csr_file
category: pre_checkin
function: spmm_batched_csr
indextype: *i64i32
precision: *double_only_precisions
M: 1
N: [15]
K: 1
batch_count_A: [13]
batch_count_B: [13]
batch_count_C: [13]
alpha_beta: *alpha_beta_range_checkin
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_transpose]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_file_rocalution]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_column]
orderC: [rocsparse_order_row]
filename: [nos1,
nos2,
nos3,
nos4,
nos5,
nos6,
nos7]
- name: spmm_batched_csr_file
category: pre_checkin
function: spmm_batched_csr
indextype: *i64i32
precision: *single_double_precisions
M: 1
N: [9]
K: 1
batch_count_A: [1]
batch_count_B: [3]
batch_count_C: [3]
alpha_beta: *alpha_beta_range_checkin
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_transpose]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_file_rocalution]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_row]
orderC: [rocsparse_order_column]
filename: [amazon0312]
- name: spmm_batched_csr_file
category: pre_checkin
function: spmm_batched_csr
indextype: *i64i32
precision: *double_only_precisions
M: 1
N: [6]
K: 1
batch_count_A: [12]
batch_count_B: [12]
batch_count_C: [12]
alpha_beta: *alpha_beta_range_checkin
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_transpose]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_file_rocalution]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_row]
orderC: [rocsparse_order_column]
filename: [scircuit]
- name: spmm_batched_csr_file
category: pre_checkin
function: spmm_batched_csr
indextype: *i64i32
precision: *double_only_precisions_complex
M: 1
N: [17]
K: 1
batch_count_A: [5]
batch_count_B: [1]
batch_count_C: [5]
alpha_beta: *alpha_beta_range_checkin
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_none]
baseA: [rocsparse_index_base_one]
matrix: [rocsparse_matrix_file_rocalution]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_row]
orderC: [rocsparse_order_row]
filename: [Chebyshev4]
- name: spmm_batched_csr_file
category: pre_checkin
function: spmm_batched_csr
indextype: *i32
precision: *int8_int8_int32_int32_abct_precision
M: 1
N: [56]
K: 1
batch_count_A: [4]
batch_count_B: [1]
batch_count_C: [4]
alpha_beta: *alpha_beta_range_quick
transA: [rocsparse_operation_none, rocsparse_operation_transpose]
transB: [rocsparse_operation_none, rocsparse_operation_transpose]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_file_rocalution]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_column]
orderC: [rocsparse_order_column]
filename: [nos6,
nos7]
rand_gen_min: -128.0
rand_gen_max: 127.0
convert_to_int: true
- name: spmm_batched_csr_graph_test
category: pre_checkin
function: spmm_batched_csr
indextype: *i64
precision: *double_only_precisions
M: [155, 326]
N: [22, 39]
K: [72, 117, 279]
batch_count_A: [13]
batch_count_B: [1]
batch_count_C: [13]
alpha_beta: *alpha_beta_range_quick
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_none, rocsparse_operation_transpose]
baseA: [rocsparse_index_base_one]
matrix: [rocsparse_matrix_random]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_row]
orderC: [rocsparse_order_column]
graph_test: true
- name: spmm_batched_csr_graph_test
category: pre_checkin
function: spmm_batched_csr
indextype: *i32
precision: *double_only_precisions
M: [155, 326]
N: [22, 39]
K: [72, 117, 279]
batch_count_A: [1]
batch_count_B: [3]
batch_count_C: [3]
alpha_beta: *alpha_beta_range_quick
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_none, rocsparse_operation_transpose]
baseA: [rocsparse_index_base_one]
matrix: [rocsparse_matrix_random]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_row]
orderC: [rocsparse_order_row]
graph_test: true
- name: spmm_batched_csr_graph_test
category: pre_checkin
function: spmm_batched_csr
indextype: *i64i32
precision: *double_only_precisions
M: [155, 326]
N: [22, 39]
K: [72, 117, 279]
batch_count_A: [12]
batch_count_B: [12]
batch_count_C: [12]
alpha_beta: *alpha_beta_range_quick
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_none, rocsparse_operation_transpose]
baseA: [rocsparse_index_base_one]
matrix: [rocsparse_matrix_random]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_row]
orderC: [rocsparse_order_column]
graph_test: true
##############################
# Nightly
##############################
- name: spmm_batched_csr
category: nightly
function: spmm_batched_csr
indextype: *i64
precision: *single_double_precisions_complex_real
M: [431]
N: [273]
K: [97]
batch_count_A: [1]
batch_count_B: [23]
batch_count_C: [23]
alpha_beta: *alpha_beta_range_nightly
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_none]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_random]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_column]
orderC: [rocsparse_order_column]
- name: spmm_batched_csr_file
category: nightly
function: spmm_batched_csr
indextype: *i64i32
precision: *double_only_precisions
M: 1
N: [14]
K: 1
batch_count_A: [4]
batch_count_B: [1]
batch_count_C: [4]
alpha_beta: *alpha_beta_range_nightly
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_transpose]
baseA: [rocsparse_index_base_one]
matrix: [rocsparse_matrix_file_rocalution]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_column, rocsparse_order_row]
orderC: [rocsparse_order_row]
filename: [sme3Dc]
- name: spmm_batched_csr_file
category: nightly
function: spmm_batched_csr
indextype: *i64i32
precision: *double_only_precisions
M: 1
N: [56]
K: 1
batch_count_A: [2]
batch_count_B: [2]
batch_count_C: [2]
alpha_beta: *alpha_beta_range_nightly
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_none]
baseA: [rocsparse_index_base_one]
matrix: [rocsparse_matrix_file_rocalution]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_row]
orderC: [rocsparse_order_column]
filename: [webbase-1M]
- name: spmm_batched_csr_file
category: nightly
function: spmm_batched_csr
indextype: *i32
precision: *single_double_precisions_complex
M: 1
N: [22]
K: 1
batch_count_A: [7]
batch_count_B: [1]
batch_count_C: [7]
alpha_beta: *alpha_beta_range_nightly
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_transpose]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_file_rocalution]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_column]
orderC: [rocsparse_order_column]
filename: [Chevron2]
- name: spmm_batched_csr_file
category: nightly
function: spmm_batched_csr
indextype: *i32
precision: *int8_int8_float32_float32_abct_precision
M: 1
N: [77]
K: 1
batch_count_A: [1]
batch_count_B: [6]
batch_count_C: [6]
alpha_beta: *alpha_beta_range_quick
transA: [rocsparse_operation_none, rocsparse_operation_transpose]
transB: [rocsparse_operation_none, rocsparse_operation_transpose]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_file_rocalution]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_row]
orderC: [rocsparse_order_column]
filename: [mc2depi]
rand_gen_min: -128.0
rand_gen_max: 127.0
convert_to_int: true
- name: spmm_batched_csr_file
category: nightly
function: spmm_batched_csr
indextype: *i64
precision: *double_only_precisions
M: 1
N: [15]
K: 1
batch_count_A: [10]
batch_count_B: [1]
batch_count_C: [10]
alpha_beta: *alpha_beta_range_nightly
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_transpose]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_file_rocalution]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_column]
orderC: [rocsparse_order_row]
filename: [bmwcra_1]
##############################
# Stress
##############################
- name: spmm_batched_csr_file
category: stress
hardware: [gfx90a]
function: spmm_batched_csr
indextype: *i32
precision: *single_only_precisions
M: 1
N: [2]
K: 1
batch_count_A: [2]
batch_count_B: [1]
batch_count_C: [2]
ld_multiplier_B: [5364]
ld_multiplier_C: [5124]
alpha_beta: *alpha_beta_range_stress
transA: [rocsparse_operation_none]
transB: [rocsparse_operation_none]
baseA: [rocsparse_index_base_zero]
matrix: [rocsparse_matrix_file_rocalution]
spmm_alg: [rocsparse_spmm_alg_csr]
orderB: [rocsparse_order_row, rocsparse_order_column]
orderC: [rocsparse_order_row, rocsparse_order_column]
filename: [mac_econ_fwd500]