Files
TheRock/compiler/amd-llvm/llvm/test/Analysis/ValueTracking/known-bits.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

52 lines
2.0 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -passes=instsimplify < %s -S | FileCheck %s
define <4 x i1> @vec_reverse_known_bits(<4 x i8> %xx) {
; CHECK-LABEL: @vec_reverse_known_bits(
; CHECK-NEXT: ret <4 x i1> splat (i1 true)
;
%x = or <4 x i8> %xx, <i8 128, i8 128, i8 128, i8 128>
%rev = call <4 x i8> @llvm.vector.reverse(<4 x i8> %x)
%r = icmp slt <4 x i8> %rev, zeroinitializer
ret <4 x i1> %r
}
define <4 x i1> @vec_reverse_known_bits_fail(<4 x i8> %xx) {
; CHECK-LABEL: @vec_reverse_known_bits_fail(
; CHECK-NEXT: [[X:%.*]] = or <4 x i8> [[XX:%.*]], <i8 -128, i8 -128, i8 -128, i8 127>
; CHECK-NEXT: [[REV:%.*]] = call <4 x i8> @llvm.vector.reverse.v4i8(<4 x i8> [[X]])
; CHECK-NEXT: [[R:%.*]] = icmp slt <4 x i8> [[REV]], zeroinitializer
; CHECK-NEXT: ret <4 x i1> [[R]]
;
%x = or <4 x i8> %xx, <i8 128, i8 128, i8 128, i8 127>
%rev = call <4 x i8> @llvm.vector.reverse(<4 x i8> %x)
%r = icmp slt <4 x i8> %rev, zeroinitializer
ret <4 x i1> %r
}
define i1 @vec_reverse_known_bits_demanded(<4 x i8> %xx) {
; CHECK-LABEL: @vec_reverse_known_bits_demanded(
; CHECK-NEXT: ret i1 true
;
%x = or <4 x i8> %xx, <i8 127, i8 55, i8 128, i8 123>
%rev = call <4 x i8> @llvm.vector.reverse(<4 x i8> %x)
%ele = extractelement <4 x i8> %rev, i64 1
%r = icmp slt i8 %ele, 0
ret i1 %r
}
define i1 @vec_reverse_known_bits_demanded_fail(<4 x i8> %xx) {
; CHECK-LABEL: @vec_reverse_known_bits_demanded_fail(
; CHECK-NEXT: [[X:%.*]] = or <4 x i8> [[XX:%.*]], <i8 127, i8 55, i8 -128, i8 123>
; CHECK-NEXT: [[REV:%.*]] = call <4 x i8> @llvm.vector.reverse.v4i8(<4 x i8> [[X]])
; CHECK-NEXT: [[ELE:%.*]] = extractelement <4 x i8> [[REV]], i64 2
; CHECK-NEXT: [[R:%.*]] = icmp slt i8 [[ELE]], 0
; CHECK-NEXT: ret i1 [[R]]
;
%x = or <4 x i8> %xx, <i8 127, i8 55, i8 128, i8 123>
%rev = call <4 x i8> @llvm.vector.reverse(<4 x i8> %x)
%ele = extractelement <4 x i8> %rev, i64 2
%r = icmp slt i8 %ele, 0
ret i1 %r
}