Files
TheRock/compiler/amd-llvm/llvm/test/tools/llvm-mca/RISCV/Andes45/rvv-vlse-vsse.s
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

332 lines
33 KiB
ArmAsm

# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=riscv64 -mcpu=andes-ax45mpv -iterations=1 -instruction-tables=full < %s | FileCheck %s
vsetvli zero, zero, e8, mf8, ta, ma
vlse8.v v8, (a0), t0
vsetvli zero, zero, e8, mf4, ta, ma
vlse8.v v8, (a0), t0
vsetvli zero, zero, e8, mf2, ta, ma
vlse8.v v8, (a0), t0
vsetvli zero, zero, e8, m1, ta, ma
vlse8.v v8, (a0), t0
vsetvli zero, zero, e8, m2, ta, ma
vlse8.v v8, (a0), t0
vsetvli zero, zero, e8, m4, ta, ma
vlse8.v v8, (a0), t0
vsetvli zero, zero, e8, m8, ta, ma
vlse8.v v8, (a0), t0
vsetvli zero, zero, e16, mf4, ta, ma
vlse16.v v8, (a0), t0
vsetvli zero, zero, e16, mf2, ta, ma
vlse16.v v8, (a0), t0
vsetvli zero, zero, e16, m1, ta, ma
vlse16.v v8, (a0), t0
vsetvli zero, zero, e16, m2, ta, ma
vlse16.v v8, (a0), t0
vsetvli zero, zero, e16, m4, ta, ma
vlse16.v v8, (a0), t0
vsetvli zero, zero, e16, m8, ta, ma
vlse16.v v8, (a0), t0
vsetvli zero, zero, e32, mf2, ta, ma
vlse32.v v8, (a0), t0
vsetvli zero, zero, e32, m1, ta, ma
vlse32.v v8, (a0), t0
vsetvli zero, zero, e32, m2, ta, ma
vlse32.v v8, (a0), t0
vsetvli zero, zero, e32, m4, ta, ma
vlse32.v v8, (a0), t0
vsetvli zero, zero, e32, m8, ta, ma
vlse32.v v8, (a0), t0
vsetvli zero, zero, e64, m1, ta, ma
vlse64.v v8, (a0), t0
vsetvli zero, zero, e64, m2, ta, ma
vlse64.v v8, (a0), t0
vsetvli zero, zero, e64, m4, ta, ma
vlse64.v v8, (a0), t0
vsetvli zero, zero, e64, m8, ta, ma
vlse64.v v8, (a0), t0
vsetvli zero, zero, e8, mf8, ta, ma
vsse8.v v8, (a0), t0
vsetvli zero, zero, e8, mf4, ta, ma
vsse8.v v8, (a0), t0
vsetvli zero, zero, e8, mf2, ta, ma
vsse8.v v8, (a0), t0
vsetvli zero, zero, e8, m1, ta, ma
vsse8.v v8, (a0), t0
vsetvli zero, zero, e8, m2, ta, ma
vsse8.v v8, (a0), t0
vsetvli zero, zero, e8, m4, ta, ma
vsse8.v v8, (a0), t0
vsetvli zero, zero, e8, m8, ta, ma
vsse8.v v8, (a0), t0
vsetvli zero, zero, e16, mf4, ta, ma
vsse16.v v8, (a0), t0
vsetvli zero, zero, e16, mf2, ta, ma
vsse16.v v8, (a0), t0
vsetvli zero, zero, e16, m1, ta, ma
vsse16.v v8, (a0), t0
vsetvli zero, zero, e16, m2, ta, ma
vsse16.v v8, (a0), t0
vsetvli zero, zero, e16, m4, ta, ma
vsse16.v v8, (a0), t0
vsetvli zero, zero, e16, m8, ta, ma
vsse16.v v8, (a0), t0
vsetvli zero, zero, e32, mf2, ta, ma
vsse32.v v8, (a0), t0
vsetvli zero, zero, e32, m1, ta, ma
vsse32.v v8, (a0), t0
vsetvli zero, zero, e32, m2, ta, ma
vsse32.v v8, (a0), t0
vsetvli zero, zero, e32, m4, ta, ma
vsse32.v v8, (a0), t0
vsetvli zero, zero, e32, m8, ta, ma
vsse32.v v8, (a0), t0
vsetvli zero, zero, e64, m1, ta, ma
vsse64.v v8, (a0), t0
vsetvli zero, zero, e64, m2, ta, ma
vsse64.v v8, (a0), t0
vsetvli zero, zero, e64, m4, ta, ma
vsse64.v v8, (a0), t0
vsetvli zero, zero, e64, m8, ta, ma
vsse64.v v8, (a0), t0
# CHECK: Resources:
# CHECK-NEXT: [0] - Andes45ALU:2
# CHECK-NEXT: [1] - Andes45CSR:1
# CHECK-NEXT: [2] - Andes45FDIV:1
# CHECK-NEXT: [3] - Andes45FMAC:1
# CHECK-NEXT: [4] - Andes45FMISC:1
# CHECK-NEXT: [5] - Andes45FMV:1
# CHECK-NEXT: [6] - Andes45LSU:1
# CHECK-NEXT: [7] - Andes45MDU:1
# CHECK-NEXT: [8] - Andes45VALU:1
# CHECK-NEXT: [9] - Andes45VDIV:1
# CHECK-NEXT: [10] - Andes45VFDIV:1
# CHECK-NEXT: [11] - Andes45VFMIS:1
# CHECK-NEXT: [12] - Andes45VLSU:1
# CHECK-NEXT: [13] - Andes45VMAC:1
# CHECK-NEXT: [14] - Andes45VMASK:1
# CHECK-NEXT: [15] - Andes45VPERMUT:1
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK-NEXT: [7]: Bypass Latency
# CHECK-NEXT: [8]: Resources (<Name> | <Name>[<ReleaseAtCycle>] | <Name>[<AcquireAtCycle>,<ReleaseAtCycle])
# CHECK-NEXT: [9]: LLVM Opcode Name
# CHECK: [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: 1 81 8.00 * 81 Andes45VLSU[8] VLSE8_V vlse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: 1 81 16.00 * 81 Andes45VLSU[16] VLSE8_V vlse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: 1 81 32.00 * 81 Andes45VLSU[32] VLSE8_V vlse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: 1 81 64.00 * 81 Andes45VLSU[64] VLSE8_V vlse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: 1 81 128.00 * 81 Andes45VLSU[128] VLSE8_V vlse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: 1 81 256.00 * 81 Andes45VLSU[256] VLSE8_V vlse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: 1 81 512.00 * 81 Andes45VLSU[512] VLSE8_V vlse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, mf4, ta, ma
# CHECK-NEXT: 1 49 8.00 * 49 Andes45VLSU[8] VLSE16_V vlse16.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, mf2, ta, ma
# CHECK-NEXT: 1 49 16.00 * 49 Andes45VLSU[16] VLSE16_V vlse16.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m1, ta, ma
# CHECK-NEXT: 1 49 32.00 * 49 Andes45VLSU[32] VLSE16_V vlse16.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m2, ta, ma
# CHECK-NEXT: 1 49 64.00 * 49 Andes45VLSU[64] VLSE16_V vlse16.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m4, ta, ma
# CHECK-NEXT: 1 49 128.00 * 49 Andes45VLSU[128] VLSE16_V vlse16.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m8, ta, ma
# CHECK-NEXT: 1 49 256.00 * 49 Andes45VLSU[256] VLSE16_V vlse16.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, mf2, ta, ma
# CHECK-NEXT: 1 33 8.00 * 33 Andes45VLSU[8] VLSE32_V vlse32.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m1, ta, ma
# CHECK-NEXT: 1 33 16.00 * 33 Andes45VLSU[16] VLSE32_V vlse32.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m2, ta, ma
# CHECK-NEXT: 1 33 32.00 * 33 Andes45VLSU[32] VLSE32_V vlse32.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m4, ta, ma
# CHECK-NEXT: 1 33 64.00 * 33 Andes45VLSU[64] VLSE32_V vlse32.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m8, ta, ma
# CHECK-NEXT: 1 33 128.00 * 33 Andes45VLSU[128] VLSE32_V vlse32.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m1, ta, ma
# CHECK-NEXT: 1 25 8.00 * 25 Andes45VLSU[8] VLSE64_V vlse64.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m2, ta, ma
# CHECK-NEXT: 1 25 16.00 * 25 Andes45VLSU[16] VLSE64_V vlse64.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m4, ta, ma
# CHECK-NEXT: 1 25 32.00 * 25 Andes45VLSU[32] VLSE64_V vlse64.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m8, ta, ma
# CHECK-NEXT: 1 25 64.00 * 25 Andes45VLSU[64] VLSE64_V vlse64.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: 1 1 8.00 * 1 Andes45VLSU[8] VSSE8_V vsse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: 1 1 16.00 * 1 Andes45VLSU[16] VSSE8_V vsse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: 1 1 32.00 * 1 Andes45VLSU[32] VSSE8_V vsse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: 1 1 64.00 * 1 Andes45VLSU[64] VSSE8_V vsse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: 1 1 128.00 * 1 Andes45VLSU[128] VSSE8_V vsse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: 1 1 256.00 * 1 Andes45VLSU[256] VSSE8_V vsse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: 1 1 512.00 * 1 Andes45VLSU[512] VSSE8_V vsse8.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, mf4, ta, ma
# CHECK-NEXT: 1 1 8.00 * 1 Andes45VLSU[8] VSSE16_V vsse16.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, mf2, ta, ma
# CHECK-NEXT: 1 1 16.00 * 1 Andes45VLSU[16] VSSE16_V vsse16.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m1, ta, ma
# CHECK-NEXT: 1 1 32.00 * 1 Andes45VLSU[32] VSSE16_V vsse16.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m2, ta, ma
# CHECK-NEXT: 1 1 64.00 * 1 Andes45VLSU[64] VSSE16_V vsse16.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m4, ta, ma
# CHECK-NEXT: 1 1 128.00 * 1 Andes45VLSU[128] VSSE16_V vsse16.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m8, ta, ma
# CHECK-NEXT: 1 1 256.00 * 1 Andes45VLSU[256] VSSE16_V vsse16.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, mf2, ta, ma
# CHECK-NEXT: 1 1 8.00 * 1 Andes45VLSU[8] VSSE32_V vsse32.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m1, ta, ma
# CHECK-NEXT: 1 1 16.00 * 1 Andes45VLSU[16] VSSE32_V vsse32.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m2, ta, ma
# CHECK-NEXT: 1 1 32.00 * 1 Andes45VLSU[32] VSSE32_V vsse32.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m4, ta, ma
# CHECK-NEXT: 1 1 64.00 * 1 Andes45VLSU[64] VSSE32_V vsse32.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m8, ta, ma
# CHECK-NEXT: 1 1 128.00 * 1 Andes45VLSU[128] VSSE32_V vsse32.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m1, ta, ma
# CHECK-NEXT: 1 1 8.00 * 1 Andes45VLSU[8] VSSE64_V vsse64.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m2, ta, ma
# CHECK-NEXT: 1 1 16.00 * 1 Andes45VLSU[16] VSSE64_V vsse64.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m4, ta, ma
# CHECK-NEXT: 1 1 32.00 * 1 Andes45VLSU[32] VSSE64_V vsse64.v v8, (a0), t0
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m8, ta, ma
# CHECK-NEXT: 1 1 64.00 * 1 Andes45VLSU[64] VSSE64_V vsse64.v v8, (a0), t0
# CHECK: Resources:
# CHECK-NEXT: [0.0] - Andes45ALU
# CHECK-NEXT: [0.1] - Andes45ALU
# CHECK-NEXT: [1] - Andes45CSR
# CHECK-NEXT: [2] - Andes45FDIV
# CHECK-NEXT: [3] - Andes45FMAC
# CHECK-NEXT: [4] - Andes45FMISC
# CHECK-NEXT: [5] - Andes45FMV
# CHECK-NEXT: [6] - Andes45LSU
# CHECK-NEXT: [7] - Andes45MDU
# CHECK-NEXT: [8] - Andes45VALU
# CHECK-NEXT: [9] - Andes45VDIV
# CHECK-NEXT: [10] - Andes45VFDIV
# CHECK-NEXT: [11] - Andes45VFMIS
# CHECK-NEXT: [12] - Andes45VLSU
# CHECK-NEXT: [13] - Andes45VMAC
# CHECK-NEXT: [14] - Andes45VMASK
# CHECK-NEXT: [15] - Andes45VPERMUT
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0.0] [0.1] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15]
# CHECK-NEXT: - - 44.00 - - - - - - - - - - 3776.00 - - -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0.0] [0.1] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] Instructions:
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vlse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 16.00 - - - vlse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 32.00 - - - vlse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 64.00 - - - vlse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 128.00 - - - vlse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 256.00 - - - vlse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 512.00 - - - vlse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, mf4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vlse16.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 16.00 - - - vlse16.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 32.00 - - - vlse16.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 64.00 - - - vlse16.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 128.00 - - - vlse16.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 256.00 - - - vlse16.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vlse32.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 16.00 - - - vlse32.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 32.00 - - - vlse32.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 64.00 - - - vlse32.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 128.00 - - - vlse32.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vlse64.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 16.00 - - - vlse64.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 32.00 - - - vlse64.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 64.00 - - - vlse64.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vsse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 16.00 - - - vsse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 32.00 - - - vsse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 64.00 - - - vsse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 128.00 - - - vsse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 256.00 - - - vsse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 512.00 - - - vsse8.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, mf4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vsse16.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 16.00 - - - vsse16.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 32.00 - - - vsse16.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 64.00 - - - vsse16.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 128.00 - - - vsse16.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 256.00 - - - vsse16.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vsse32.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 16.00 - - - vsse32.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 32.00 - - - vsse32.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 64.00 - - - vsse32.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 128.00 - - - vsse32.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vsse64.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 16.00 - - - vsse64.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 32.00 - - - vsse64.v v8, (a0), t0
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 64.00 - - - vsse64.v v8, (a0), t0