Files
TheRock/debug-tools/rocgdb/source/sim/testsuite/bfin/c_dsp32shift_af.s
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

187 lines
4.2 KiB
ArmAsm

//Original:/proj/frio/dv/testcases/core/c_dsp32shift_af/c_dsp32shift_af.dsp
// Spec Reference: dsp32shift ashift
# mach: bfin
.include "testutils.inc"
start
// ashift : mix data, count (+)= (half reg)
// d_reg = ashift (d BY d_lo)
// Rx by RLx
imm32 r0, 0x01230001;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x856789ab;
imm32 r5, 0x96789abc;
imm32 r6, 0xa789abcd;
imm32 r7, 0xb89abcde;
R4 = ASHIFT R0 BY R0.L;
R5 = ASHIFT R1 BY R0.L;
R6 = ASHIFT R2 BY R0.L;
R7 = ASHIFT R3 BY R0.L;
CHECKREG r4, 0x02460002;
CHECKREG r5, 0x2468ACF0;
CHECKREG r6, 0x468ACF12;
CHECKREG r7, 0x68ACF134;
imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x956789ab;
imm32 r5, 0xa6789abc;
imm32 r6, 0xb789abcd;
imm32 r7, 0xc89abcde;
R1.L = 5;
R5 = ASHIFT R0 BY R1.L;
R6 = ASHIFT R1 BY R1.L;
R7 = ASHIFT R2 BY R1.L;
R4 = ASHIFT R3 BY R1.L;
CHECKREG r4, 0x8ACF1340;
CHECKREG r5, 0x24600040;
CHECKREG r6, 0x468000A0;
CHECKREG r7, 0x68ACF120;
imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R2 = 15;
R6 = ASHIFT R0 BY R2.L;
R7 = ASHIFT R1 BY R2.L;
R4 = ASHIFT R2 BY R2.L;
R5 = ASHIFT R3 BY R2.L;
CHECKREG r4, 0x00078000;
CHECKREG r5, 0x3C4D0000;
CHECKREG r6, 0x80010000;
CHECKREG r7, 0x2B3C0000;
imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0xa56789ab;
imm32 r5, 0xb6789abc;
imm32 r6, 0xc789abcd;
imm32 r7, 0xd89abcde;
R3.L = 16;
R7 = ASHIFT R0 BY R3.L;
R6 = ASHIFT R1 BY R3.L;
R5 = ASHIFT R2 BY R3.L;
R4 = ASHIFT R3 BY R3.L;
CHECKREG r4, 0x00100000;
CHECKREG r5, 0x67890000;
CHECKREG r6, 0x56780000;
CHECKREG r7, 0x00020000;
imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R4.L = -1;
R7 = ASHIFT R0 BY R4.L;
R0 = ASHIFT R1 BY R4.L;
R1 = ASHIFT R2 BY R4.L;
R2 = ASHIFT R3 BY R4.L;
R3 = ASHIFT R4 BY R4.L;
R4 = ASHIFT R5 BY R4.L;
R5 = ASHIFT R6 BY R4.L;
R6 = ASHIFT R7 BY R4.L;
CHECKREG r0, 0x091A2B3C;
CHECKREG r1, 0x11A2B3C4;
CHECKREG r2, 0x1A2B3C4D;
CHECKREG r3, 0x22B3FFFF;
CHECKREG r4, 0x2B3C4D5E;
CHECKREG r5, 0x40000000;
CHECKREG r6, 0x40000000;
CHECKREG r7, 0x00918001;
imm32 r0, 0x01230002;
imm32 r1, 0x82345678;
imm32 r2, 0x93456789;
imm32 r3, 0xa456789a;
imm32 r4, 0xb56789ab;
imm32 r5, 0xc6789abc;
imm32 r6, 0xd789abcd;
imm32 r7, 0xe89abcde;
R5.L = -6;
R6 = ASHIFT R0 BY R5.L;
R7 = ASHIFT R1 BY R5.L;
R0 = ASHIFT R2 BY R5.L;
R1 = ASHIFT R3 BY R5.L;
R2 = ASHIFT R4 BY R5.L;
R3 = ASHIFT R5 BY R5.L;
R4 = ASHIFT R6 BY R5.L;
R5 = ASHIFT R7 BY R5.L;
CHECKREG r0, 0xFE4D159E;
CHECKREG r1, 0xFE9159E2;
CHECKREG r2, 0xFED59E26;
CHECKREG r3, 0xFF19E3FF;
CHECKREG r4, 0x00001230;
CHECKREG r5, 0xFFF82345;
CHECKREG r6, 0x00048C00;
CHECKREG r7, 0xFE08D159;
imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R6.L = -15;
R5 = ASHIFT R0 BY R6.L;
R0 = ASHIFT R1 BY R6.L;
R7 = ASHIFT R2 BY R6.L;
R0 = ASHIFT R3 BY R6.L;
R1 = ASHIFT R4 BY R6.L;
R2 = ASHIFT R5 BY R6.L;
R3 = ASHIFT R6 BY R6.L;
R6 = ASHIFT R7 BY R6.L;
CHECKREG r0, 0x000068AC;
CHECKREG r1, 0x00008ACF;
CHECKREG r2, 0x00000000;
CHECKREG r3, 0x0000CF13;
CHECKREG r4, 0x456789AB;
CHECKREG r5, 0x00000246;
CHECKREG r6, 0x00000000;
CHECKREG r7, 0x0000468A;
imm32 r0, 0x01230002;
imm32 r1, 0x82345678;
imm32 r2, 0x93456789;
imm32 r3, 0xa456789a;
imm32 r4, 0xb56789ab;
imm32 r5, 0xc6789abc;
imm32 r6, 0xd789abcd;
imm32 r7, 0xe89abcde;
R7.L = -14;
R0 = ASHIFT R0 BY R7.L;
R1 = ASHIFT R1 BY R7.L;
R2 = ASHIFT R2 BY R7.L;
R3 = ASHIFT R3 BY R7.L;
R4 = ASHIFT R4 BY R7.L;
R5 = ASHIFT R5 BY R7.L;
R6 = ASHIFT R6 BY R7.L;
R7 = ASHIFT R7 BY R7.L;
CHECKREG r0, 0x0000048C;
CHECKREG r1, 0xFFFE08D1;
CHECKREG r2, 0xFFFE4D15;
CHECKREG r3, 0xFFFE9159;
CHECKREG r4, 0xFFFED59E;
CHECKREG r5, 0xFFFF19E2;
CHECKREG r6, 0xFFFF5E26;
CHECKREG r7, 0xFFFFA26B;
pass