derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
278 lines
10 KiB
LLVM
278 lines
10 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
|
|
; RUN: -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
|
|
; RUN: -mcpu=pwr7 < %s | FileCheck %s --check-prefix=CHECK-LE-P7
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
|
|
; RUN: -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
|
|
; RUN: -mcpu=pwr8 < %s | FileCheck %s --check-prefix=CHECK-LE-P8
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
|
|
; RUN: -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
|
|
; RUN: -mcpu=pwr9 < %s | FileCheck %s --check-prefix=CHECK-LE-P9
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu \
|
|
; RUN: -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
|
|
; RUN: -mcpu=pwr7 < %s | FileCheck %s --check-prefix=CHECK-BE-P7
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu \
|
|
; RUN: -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
|
|
; RUN: -mcpu=pwr8 < %s | FileCheck %s --check-prefix=CHECK-BE-P8
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu \
|
|
; RUN: -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
|
|
; RUN: -mcpu=pwr9 < %s | FileCheck %s --check-prefix=CHECK-BE-P9
|
|
; xscvdpsxws and xscvdpsxws is only available on Power7 and above
|
|
; Codgen is different for Power7, Power8, and Power9.
|
|
|
|
define dso_local <4 x i32> @test(<4 x i32> %a, double %b) {
|
|
; CHECK-LE-P7-LABEL: test:
|
|
; CHECK-LE-P7: # %bb.0: # %entry
|
|
; CHECK-LE-P7-NEXT: xscvdpsxws f0, f1
|
|
; CHECK-LE-P7-NEXT: addi r3, r1, -4
|
|
; CHECK-LE-P7-NEXT: addis r4, r2, .LCPI0_0@toc@ha
|
|
; CHECK-LE-P7-NEXT: addi r4, r4, .LCPI0_0@toc@l
|
|
; CHECK-LE-P7-NEXT: stfiwx f0, 0, r3
|
|
; CHECK-LE-P7-NEXT: lxvd2x vs0, 0, r4
|
|
; CHECK-LE-P7-NEXT: xxswapd v3, vs0
|
|
; CHECK-LE-P7-NEXT: lfiwzx f0, 0, r3
|
|
; CHECK-LE-P7-NEXT: xxspltw v4, vs0, 1
|
|
; CHECK-LE-P7-NEXT: vperm v2, v4, v2, v3
|
|
; CHECK-LE-P7-NEXT: blr
|
|
;
|
|
; CHECK-LE-P8-LABEL: test:
|
|
; CHECK-LE-P8: # %bb.0: # %entry
|
|
; CHECK-LE-P8-NEXT: addis r3, r2, .LCPI0_0@toc@ha
|
|
; CHECK-LE-P8-NEXT: xscvdpsxws v4, f1
|
|
; CHECK-LE-P8-NEXT: addi r3, r3, .LCPI0_0@toc@l
|
|
; CHECK-LE-P8-NEXT: lxvd2x vs0, 0, r3
|
|
; CHECK-LE-P8-NEXT: xxswapd v3, vs0
|
|
; CHECK-LE-P8-NEXT: vperm v2, v4, v2, v3
|
|
; CHECK-LE-P8-NEXT: blr
|
|
;
|
|
; CHECK-LE-P9-LABEL: test:
|
|
; CHECK-LE-P9: # %bb.0: # %entry
|
|
; CHECK-LE-P9-NEXT: xscvdpsxws f0, f1
|
|
; CHECK-LE-P9-NEXT: xxinsertw v2, vs0, 0
|
|
; CHECK-LE-P9-NEXT: blr
|
|
;
|
|
; CHECK-BE-P7-LABEL: test:
|
|
; CHECK-BE-P7: # %bb.0: # %entry
|
|
; CHECK-BE-P7-NEXT: xscvdpsxws f0, f1
|
|
; CHECK-BE-P7-NEXT: addi r3, r1, -4
|
|
; CHECK-BE-P7-NEXT: stfiwx f0, 0, r3
|
|
; CHECK-BE-P7-NEXT: lfiwzx f0, 0, r3
|
|
; CHECK-BE-P7-NEXT: addis r3, r2, .LCPI0_0@toc@ha
|
|
; CHECK-BE-P7-NEXT: addi r3, r3, .LCPI0_0@toc@l
|
|
; CHECK-BE-P7-NEXT: lxvw4x v4, 0, r3
|
|
; CHECK-BE-P7-NEXT: xxspltw v3, vs0, 1
|
|
; CHECK-BE-P7-NEXT: vperm v2, v2, v3, v4
|
|
; CHECK-BE-P7-NEXT: blr
|
|
;
|
|
; CHECK-BE-P8-LABEL: test:
|
|
; CHECK-BE-P8: # %bb.0: # %entry
|
|
; CHECK-BE-P8-NEXT: addis r3, r2, .LCPI0_0@toc@ha
|
|
; CHECK-BE-P8-NEXT: xscvdpsxws v4, f1
|
|
; CHECK-BE-P8-NEXT: addi r3, r3, .LCPI0_0@toc@l
|
|
; CHECK-BE-P8-NEXT: lxvw4x v3, 0, r3
|
|
; CHECK-BE-P8-NEXT: vperm v2, v2, v4, v3
|
|
; CHECK-BE-P8-NEXT: blr
|
|
;
|
|
; CHECK-BE-P9-LABEL: test:
|
|
; CHECK-BE-P9: # %bb.0: # %entry
|
|
; CHECK-BE-P9-NEXT: xscvdpsxws f0, f1
|
|
; CHECK-BE-P9-NEXT: xxinsertw v2, vs0, 12
|
|
; CHECK-BE-P9-NEXT: blr
|
|
entry:
|
|
%conv = fptosi double %b to i32
|
|
%vecins = insertelement <4 x i32> %a, i32 %conv, i32 3
|
|
ret <4 x i32> %vecins
|
|
}
|
|
|
|
define dso_local <4 x i32> @test2(<4 x i32> %a, float %b) {
|
|
; CHECK-LE-P7-LABEL: test2:
|
|
; CHECK-LE-P7: # %bb.0: # %entry
|
|
; CHECK-LE-P7-NEXT: xscvdpsxws f0, f1
|
|
; CHECK-LE-P7-NEXT: addi r3, r1, -4
|
|
; CHECK-LE-P7-NEXT: addis r4, r2, .LCPI1_0@toc@ha
|
|
; CHECK-LE-P7-NEXT: addi r4, r4, .LCPI1_0@toc@l
|
|
; CHECK-LE-P7-NEXT: stfiwx f0, 0, r3
|
|
; CHECK-LE-P7-NEXT: lxvd2x vs0, 0, r4
|
|
; CHECK-LE-P7-NEXT: xxswapd v3, vs0
|
|
; CHECK-LE-P7-NEXT: lfiwzx f0, 0, r3
|
|
; CHECK-LE-P7-NEXT: xxspltw v4, vs0, 1
|
|
; CHECK-LE-P7-NEXT: vperm v2, v4, v2, v3
|
|
; CHECK-LE-P7-NEXT: blr
|
|
;
|
|
; CHECK-LE-P8-LABEL: test2:
|
|
; CHECK-LE-P8: # %bb.0: # %entry
|
|
; CHECK-LE-P8-NEXT: addis r3, r2, .LCPI1_0@toc@ha
|
|
; CHECK-LE-P8-NEXT: xscvdpsxws v4, f1
|
|
; CHECK-LE-P8-NEXT: addi r3, r3, .LCPI1_0@toc@l
|
|
; CHECK-LE-P8-NEXT: lxvd2x vs0, 0, r3
|
|
; CHECK-LE-P8-NEXT: xxswapd v3, vs0
|
|
; CHECK-LE-P8-NEXT: vperm v2, v4, v2, v3
|
|
; CHECK-LE-P8-NEXT: blr
|
|
;
|
|
; CHECK-LE-P9-LABEL: test2:
|
|
; CHECK-LE-P9: # %bb.0: # %entry
|
|
; CHECK-LE-P9-NEXT: xscvdpsxws f0, f1
|
|
; CHECK-LE-P9-NEXT: xxinsertw v2, vs0, 0
|
|
; CHECK-LE-P9-NEXT: blr
|
|
;
|
|
; CHECK-BE-P7-LABEL: test2:
|
|
; CHECK-BE-P7: # %bb.0: # %entry
|
|
; CHECK-BE-P7-NEXT: xscvdpsxws f0, f1
|
|
; CHECK-BE-P7-NEXT: addi r3, r1, -4
|
|
; CHECK-BE-P7-NEXT: stfiwx f0, 0, r3
|
|
; CHECK-BE-P7-NEXT: lfiwzx f0, 0, r3
|
|
; CHECK-BE-P7-NEXT: addis r3, r2, .LCPI1_0@toc@ha
|
|
; CHECK-BE-P7-NEXT: addi r3, r3, .LCPI1_0@toc@l
|
|
; CHECK-BE-P7-NEXT: lxvw4x v4, 0, r3
|
|
; CHECK-BE-P7-NEXT: xxspltw v3, vs0, 1
|
|
; CHECK-BE-P7-NEXT: vperm v2, v2, v3, v4
|
|
; CHECK-BE-P7-NEXT: blr
|
|
;
|
|
; CHECK-BE-P8-LABEL: test2:
|
|
; CHECK-BE-P8: # %bb.0: # %entry
|
|
; CHECK-BE-P8-NEXT: addis r3, r2, .LCPI1_0@toc@ha
|
|
; CHECK-BE-P8-NEXT: xscvdpsxws v4, f1
|
|
; CHECK-BE-P8-NEXT: addi r3, r3, .LCPI1_0@toc@l
|
|
; CHECK-BE-P8-NEXT: lxvw4x v3, 0, r3
|
|
; CHECK-BE-P8-NEXT: vperm v2, v2, v4, v3
|
|
; CHECK-BE-P8-NEXT: blr
|
|
;
|
|
; CHECK-BE-P9-LABEL: test2:
|
|
; CHECK-BE-P9: # %bb.0: # %entry
|
|
; CHECK-BE-P9-NEXT: xscvdpsxws f0, f1
|
|
; CHECK-BE-P9-NEXT: xxinsertw v2, vs0, 12
|
|
; CHECK-BE-P9-NEXT: blr
|
|
entry:
|
|
%conv = fptosi float %b to i32
|
|
%vecins = insertelement <4 x i32> %a, i32 %conv, i32 3
|
|
ret <4 x i32> %vecins
|
|
}
|
|
|
|
define dso_local <4 x i32> @test3(<4 x i32> %a, double %b) {
|
|
; CHECK-LE-P7-LABEL: test3:
|
|
; CHECK-LE-P7: # %bb.0: # %entry
|
|
; CHECK-LE-P7-NEXT: xscvdpuxws f0, f1
|
|
; CHECK-LE-P7-NEXT: addi r3, r1, -4
|
|
; CHECK-LE-P7-NEXT: addis r4, r2, .LCPI2_0@toc@ha
|
|
; CHECK-LE-P7-NEXT: addi r4, r4, .LCPI2_0@toc@l
|
|
; CHECK-LE-P7-NEXT: stfiwx f0, 0, r3
|
|
; CHECK-LE-P7-NEXT: lxvd2x vs0, 0, r4
|
|
; CHECK-LE-P7-NEXT: xxswapd v3, vs0
|
|
; CHECK-LE-P7-NEXT: lfiwzx f0, 0, r3
|
|
; CHECK-LE-P7-NEXT: xxspltw v4, vs0, 1
|
|
; CHECK-LE-P7-NEXT: vperm v2, v4, v2, v3
|
|
; CHECK-LE-P7-NEXT: blr
|
|
;
|
|
; CHECK-LE-P8-LABEL: test3:
|
|
; CHECK-LE-P8: # %bb.0: # %entry
|
|
; CHECK-LE-P8-NEXT: addis r3, r2, .LCPI2_0@toc@ha
|
|
; CHECK-LE-P8-NEXT: xscvdpuxws v4, f1
|
|
; CHECK-LE-P8-NEXT: addi r3, r3, .LCPI2_0@toc@l
|
|
; CHECK-LE-P8-NEXT: lxvd2x vs0, 0, r3
|
|
; CHECK-LE-P8-NEXT: xxswapd v3, vs0
|
|
; CHECK-LE-P8-NEXT: vperm v2, v4, v2, v3
|
|
; CHECK-LE-P8-NEXT: blr
|
|
;
|
|
; CHECK-LE-P9-LABEL: test3:
|
|
; CHECK-LE-P9: # %bb.0: # %entry
|
|
; CHECK-LE-P9-NEXT: xscvdpuxws f0, f1
|
|
; CHECK-LE-P9-NEXT: xxinsertw v2, vs0, 0
|
|
; CHECK-LE-P9-NEXT: blr
|
|
;
|
|
; CHECK-BE-P7-LABEL: test3:
|
|
; CHECK-BE-P7: # %bb.0: # %entry
|
|
; CHECK-BE-P7-NEXT: xscvdpuxws f0, f1
|
|
; CHECK-BE-P7-NEXT: addi r3, r1, -4
|
|
; CHECK-BE-P7-NEXT: stfiwx f0, 0, r3
|
|
; CHECK-BE-P7-NEXT: lfiwzx f0, 0, r3
|
|
; CHECK-BE-P7-NEXT: addis r3, r2, .LCPI2_0@toc@ha
|
|
; CHECK-BE-P7-NEXT: addi r3, r3, .LCPI2_0@toc@l
|
|
; CHECK-BE-P7-NEXT: lxvw4x v4, 0, r3
|
|
; CHECK-BE-P7-NEXT: xxspltw v3, vs0, 1
|
|
; CHECK-BE-P7-NEXT: vperm v2, v2, v3, v4
|
|
; CHECK-BE-P7-NEXT: blr
|
|
;
|
|
; CHECK-BE-P8-LABEL: test3:
|
|
; CHECK-BE-P8: # %bb.0: # %entry
|
|
; CHECK-BE-P8-NEXT: addis r3, r2, .LCPI2_0@toc@ha
|
|
; CHECK-BE-P8-NEXT: xscvdpuxws v4, f1
|
|
; CHECK-BE-P8-NEXT: addi r3, r3, .LCPI2_0@toc@l
|
|
; CHECK-BE-P8-NEXT: lxvw4x v3, 0, r3
|
|
; CHECK-BE-P8-NEXT: vperm v2, v2, v4, v3
|
|
; CHECK-BE-P8-NEXT: blr
|
|
;
|
|
; CHECK-BE-P9-LABEL: test3:
|
|
; CHECK-BE-P9: # %bb.0: # %entry
|
|
; CHECK-BE-P9-NEXT: xscvdpuxws f0, f1
|
|
; CHECK-BE-P9-NEXT: xxinsertw v2, vs0, 12
|
|
; CHECK-BE-P9-NEXT: blr
|
|
entry:
|
|
%conv = fptoui double %b to i32
|
|
%vecins = insertelement <4 x i32> %a, i32 %conv, i32 3
|
|
ret <4 x i32> %vecins
|
|
}
|
|
|
|
define dso_local <4 x i32> @test4(<4 x i32> %a, float %b) {
|
|
; CHECK-LE-P7-LABEL: test4:
|
|
; CHECK-LE-P7: # %bb.0: # %entry
|
|
; CHECK-LE-P7-NEXT: xscvdpuxws f0, f1
|
|
; CHECK-LE-P7-NEXT: addi r3, r1, -4
|
|
; CHECK-LE-P7-NEXT: addis r4, r2, .LCPI3_0@toc@ha
|
|
; CHECK-LE-P7-NEXT: addi r4, r4, .LCPI3_0@toc@l
|
|
; CHECK-LE-P7-NEXT: stfiwx f0, 0, r3
|
|
; CHECK-LE-P7-NEXT: lxvd2x vs0, 0, r4
|
|
; CHECK-LE-P7-NEXT: xxswapd v3, vs0
|
|
; CHECK-LE-P7-NEXT: lfiwzx f0, 0, r3
|
|
; CHECK-LE-P7-NEXT: xxspltw v4, vs0, 1
|
|
; CHECK-LE-P7-NEXT: vperm v2, v4, v2, v3
|
|
; CHECK-LE-P7-NEXT: blr
|
|
;
|
|
; CHECK-LE-P8-LABEL: test4:
|
|
; CHECK-LE-P8: # %bb.0: # %entry
|
|
; CHECK-LE-P8-NEXT: addis r3, r2, .LCPI3_0@toc@ha
|
|
; CHECK-LE-P8-NEXT: xscvdpuxws v4, f1
|
|
; CHECK-LE-P8-NEXT: addi r3, r3, .LCPI3_0@toc@l
|
|
; CHECK-LE-P8-NEXT: lxvd2x vs0, 0, r3
|
|
; CHECK-LE-P8-NEXT: xxswapd v3, vs0
|
|
; CHECK-LE-P8-NEXT: vperm v2, v4, v2, v3
|
|
; CHECK-LE-P8-NEXT: blr
|
|
;
|
|
; CHECK-LE-P9-LABEL: test4:
|
|
; CHECK-LE-P9: # %bb.0: # %entry
|
|
; CHECK-LE-P9-NEXT: xscvdpuxws f0, f1
|
|
; CHECK-LE-P9-NEXT: xxinsertw v2, vs0, 0
|
|
; CHECK-LE-P9-NEXT: blr
|
|
;
|
|
; CHECK-BE-P7-LABEL: test4:
|
|
; CHECK-BE-P7: # %bb.0: # %entry
|
|
; CHECK-BE-P7-NEXT: xscvdpuxws f0, f1
|
|
; CHECK-BE-P7-NEXT: addi r3, r1, -4
|
|
; CHECK-BE-P7-NEXT: stfiwx f0, 0, r3
|
|
; CHECK-BE-P7-NEXT: lfiwzx f0, 0, r3
|
|
; CHECK-BE-P7-NEXT: addis r3, r2, .LCPI3_0@toc@ha
|
|
; CHECK-BE-P7-NEXT: addi r3, r3, .LCPI3_0@toc@l
|
|
; CHECK-BE-P7-NEXT: lxvw4x v4, 0, r3
|
|
; CHECK-BE-P7-NEXT: xxspltw v3, vs0, 1
|
|
; CHECK-BE-P7-NEXT: vperm v2, v2, v3, v4
|
|
; CHECK-BE-P7-NEXT: blr
|
|
;
|
|
; CHECK-BE-P8-LABEL: test4:
|
|
; CHECK-BE-P8: # %bb.0: # %entry
|
|
; CHECK-BE-P8-NEXT: addis r3, r2, .LCPI3_0@toc@ha
|
|
; CHECK-BE-P8-NEXT: xscvdpuxws v4, f1
|
|
; CHECK-BE-P8-NEXT: addi r3, r3, .LCPI3_0@toc@l
|
|
; CHECK-BE-P8-NEXT: lxvw4x v3, 0, r3
|
|
; CHECK-BE-P8-NEXT: vperm v2, v2, v4, v3
|
|
; CHECK-BE-P8-NEXT: blr
|
|
;
|
|
; CHECK-BE-P9-LABEL: test4:
|
|
; CHECK-BE-P9: # %bb.0: # %entry
|
|
; CHECK-BE-P9-NEXT: xscvdpuxws f0, f1
|
|
; CHECK-BE-P9-NEXT: xxinsertw v2, vs0, 12
|
|
; CHECK-BE-P9-NEXT: blr
|
|
entry:
|
|
%conv = fptoui float %b to i32
|
|
%vecins = insertelement <4 x i32> %a, i32 %conv, i32 3
|
|
ret <4 x i32> %vecins
|
|
}
|