derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
97 lines
4.6 KiB
Common Lisp
97 lines
4.6 KiB
Common Lisp
// clang-format off
|
|
|
|
// RUN: %clang_cc1 -triple spir -cl-std=cl2.0 %s -fdeclare-opencl-builtins -finclude-default-header -emit-llvm-bc -o %t.bc
|
|
// RUN: llvm-spirv %t.bc -o %t.spv
|
|
// RUN: llvm-spirv %t.spv -to-text -o - | FileCheck %s --check-prefix=CHECK-SPIRV
|
|
// RUN: llvm-spirv %t.spv -r --spirv-target-env=CL2.0 -o - | llvm-dis -o - | FileCheck %s --check-prefix=CHECK-LLVM
|
|
|
|
// RUN: llvm-spirv %t.bc -o %t.spv --spirv-ext=+SPV_KHR_untyped_pointers
|
|
// RUN: llvm-spirv %t.spv -to-text -o - | FileCheck %s --check-prefix=CHECK-SPIRV
|
|
// RUN: llvm-spirv %t.spv -r --spirv-target-env=CL2.0 -o - | llvm-dis -o - | FileCheck %s --check-prefix=CHECK-LLVM
|
|
|
|
int load (volatile atomic_int* obj, memory_order order, memory_scope scope) {
|
|
return atomic_load_explicit(obj, order, scope);
|
|
}
|
|
|
|
// CHECK-SPIRV: Name [[LOAD:[0-9]+]] "load"
|
|
// CHECK-SPIRV: Name [[TRANS_MEM_SCOPE:[0-9]+]] "__translate_ocl_memory_scope"
|
|
// CHECK-SPIRV: Name [[TRANS_MEM_ORDER:[0-9]+]] "__translate_ocl_memory_order"
|
|
|
|
// CHECK-SPIRV: TypeInt [[int:[0-9]+]] 32 0
|
|
// Memory semantics for generic AS: 768 = CrossWorkgroupMemory | WorkgroupMemory
|
|
// CHECK-SPIRV-DAG: Constant [[int]] [[GENERIC_STORAGE_MASK:[0-9]+]] 768
|
|
// CHECK-SPIRV-DAG: Constant [[int]] [[ZERO:[0-9]+]] 0
|
|
// CHECK-SPIRV-DAG: Constant [[int]] [[ONE:[0-9]+]] 1
|
|
// CHECK-SPIRV-DAG: Constant [[int]] [[TWO:[0-9]+]] 2
|
|
// CHECK-SPIRV-DAG: Constant [[int]] [[THREE:[0-9]+]] 3
|
|
// CHECK-SPIRV-DAG: Constant [[int]] [[FOUR:[0-9]+]] 4
|
|
// CHECK-SPIRV-DAG: Constant [[int]] [[EIGHT:[0-9]+]] 8
|
|
// CHECK-SPIRV-DAG: Constant [[int]] [[SIXTEEN:[0-9]+]] 16
|
|
|
|
// CHECK-SPIRV: Function {{[0-9]+}} [[LOAD]]
|
|
// CHECK-SPIRV: FunctionParameter {{[0-9]+}} [[OBJECT:[0-9]+]]
|
|
// CHECK-SPIRV: FunctionParameter {{[0-9]+}} [[OCL_ORDER:[0-9]+]]
|
|
// CHECK-SPIRV: FunctionParameter {{[0-9]+}} [[OCL_SCOPE:[0-9]+]]
|
|
|
|
//
|
|
// CHECK-SPIRV: FunctionCall [[int]] [[SPIRV_SCOPE:[0-9]+]] [[TRANS_MEM_SCOPE]] [[OCL_SCOPE]]
|
|
// CHECK-SPIRV: FunctionCall [[int]] [[SPIRV_ORDER_BASE:[0-9]+]] [[TRANS_MEM_ORDER]] [[OCL_ORDER]]
|
|
// The translated memory order is combined with storage class semantics for generic AS
|
|
// CHECK-SPIRV: BitwiseOr [[int]] [[SPIRV_ORDER:[0-9]+]] [[SPIRV_ORDER_BASE]] [[GENERIC_STORAGE_MASK]]
|
|
// CHECK-SPIRV: AtomicLoad [[int]] {{[0-9]+}} [[OBJECT]] [[SPIRV_SCOPE]] [[SPIRV_ORDER]]
|
|
|
|
// CHECK-SPIRV: Function [[int]] [[TRANS_MEM_SCOPE]]
|
|
// CHECK-SPIRV: FunctionParameter [[int]] [[KEY:[0-9]+]]
|
|
// CHECK-SPIRV: {{(Variable|UntypedVariableKHR)}} {{[0-9]+}} [[RES:[0-9]+]]
|
|
// CHECK-SPIRV: Switch [[KEY]] [[CASE_2:[0-9]+]] 0 [[CASE_0:[0-9]+]] 1 [[CASE_1:[0-9]+]] 2 [[CASE_2]] 3 [[CASE_3:[0-9]+]] 4 [[CASE_4:[0-9]+]]
|
|
// CHECK-SPIRV: Label [[CASE_0]]
|
|
// CHECK-SPIRV: Store [[RES]] [[FOUR]]
|
|
// CHECK-SPIRV: Branch [[EXIT:[0-9]+]]
|
|
// CHECK-SPIRV: Label [[CASE_1]]
|
|
// CHECK-SPIRV: Store [[RES]] [[TWO]]
|
|
// CHECK-SPIRV: Branch [[EXIT]]
|
|
// CHECK-SPIRV: Label [[CASE_2]]
|
|
// CHECK-SPIRV: Store [[RES]] [[ONE]]
|
|
// CHECK-SPIRV: Branch [[EXIT]]
|
|
// CHECK-SPIRV: Label [[CASE_3]]
|
|
// CHECK-SPIRV: Store [[RES]] [[ZERO]]
|
|
// CHECK-SPIRV: Branch [[EXIT]]
|
|
// CHECK-SPIRV: Label [[CASE_4]]
|
|
// CHECK-SPIRV: Store [[RES]] [[THREE]]
|
|
// CHECK-SPIRV: Branch [[EXIT]]
|
|
// CHECK-SPIRV: Label [[EXIT]]
|
|
// CHECK-SPIRV: Load [[int]] [[RET_VAR:[0-9]+]] [[RES]]
|
|
// CHECK-SPIRV: ReturnValue [[RET_VAR]]
|
|
// CHECK-SPIRV: FunctionEnd
|
|
|
|
// CHECK-SPIRV: Function [[int]] [[TRANS_MEM_ORDER]]
|
|
// CHECK-SPIRV: FunctionParameter [[int]] [[KEY:[0-9]+]]
|
|
// CHECK-SPIRV: {{(Variable|UntypedVariableKHR)}} {{[0-9]+}} [[RES:[0-9]+]]
|
|
// CHECK-SPIRV: Switch [[KEY]] [[CASE_5:[0-9]+]] 0 [[CASE_0:[0-9]+]] 2 [[CASE_2:[0-9]+]] 3 [[CASE_3:[0-9]+]] 4 [[CASE_4:[0-9]+]] 5 [[CASE_5]]
|
|
// CHECK-SPIRV: Label [[CASE_0]]
|
|
// CHECK-SPIRV: Store [[RES]] [[ZERO]]
|
|
// CHECK-SPIRV: Branch [[EXIT:[0-9]+]]
|
|
// CHECK-SPIRV: Label [[CASE_2]]
|
|
// CHECK-SPIRV: Store [[RES]] [[TWO]]
|
|
// CHECK-SPIRV: Branch [[EXIT]]
|
|
// CHECK-SPIRV: Label [[CASE_3]]
|
|
// CHECK-SPIRV: Store [[RES]] [[FOUR]]
|
|
// CHECK-SPIRV: Branch [[EXIT]]
|
|
// CHECK-SPIRV: Label [[CASE_4]]
|
|
// CHECK-SPIRV: Store [[RES]] [[EIGHT]]
|
|
// CHECK-SPIRV: Branch [[EXIT]]
|
|
// CHECK-SPIRV: Label [[CASE_5]]
|
|
// CHECK-SPIRV: Store [[RES]] [[SIXTEEN]]
|
|
// CHECK-SPIRV: Branch [[EXIT]]
|
|
// CHECK-SPIRV: Label [[EXIT]]
|
|
// CHECK-SPIRV: Load [[int]] [[RET_VAR:[0-9]+]] [[RES]]
|
|
// CHECK-SPIRV: ReturnValue [[RET_VAR]]
|
|
// CHECK-SPIRV: FunctionEnd
|
|
|
|
|
|
// CHECK-LLVM: define spir_func i32 @load(ptr addrspace(4) %[[obj:[0-9a-zA-Z._]+]], i32 %[[order:[0-9a-zA-Z._]+]], i32 %[[scope:[0-9a-zA-Z._]+]]) #0 {
|
|
// CHECK-LLVM: entry:
|
|
// CHECK-LLVM: %[[#]] = or i32 %{{[0-9a-zA-Z._]+}}, 768
|
|
// CHECK-LLVM: call spir_func i32 @_Z20atomic_load_explicitPU3AS4VU7_Atomici12memory_order12memory_scope(ptr addrspace(4) %[[obj]], i32 %{{[0-9a-zA-Z._]+}}, i32 %[[scope]])
|
|
// CHECK-LLVM: }
|