derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
251 lines
6.8 KiB
LLVM
251 lines
6.8 KiB
LLVM
; RUN: llc -mtriple=mipsel -pre-RA-sched=source < %s | FileCheck %s
|
|
|
|
; All test functions do the same thing - they return the first variable
|
|
; argument.
|
|
|
|
; All CHECK's do the same thing - they check whether variable arguments from
|
|
; registers are placed on correct stack locations, and whether the first
|
|
; variable argument is returned from the correct stack location.
|
|
|
|
|
|
declare void @llvm.va_start(ptr) nounwind
|
|
declare void @llvm.va_end(ptr) nounwind
|
|
|
|
; return int
|
|
define i32 @va1(i32 %a, ...) nounwind {
|
|
entry:
|
|
%a.addr = alloca i32, align 4
|
|
%ap = alloca ptr, align 4
|
|
%b = alloca i32, align 4
|
|
store i32 %a, ptr %a.addr, align 4
|
|
call void @llvm.va_start(ptr %ap)
|
|
%0 = va_arg ptr %ap, i32
|
|
store i32 %0, ptr %b, align 4
|
|
call void @llvm.va_end(ptr %ap)
|
|
%tmp = load i32, ptr %b, align 4
|
|
ret i32 %tmp
|
|
|
|
; CHECK-LABEL: va1:
|
|
; CHECK: addiu $sp, $sp, -16
|
|
; CHECK: sw $7, 28($sp)
|
|
; CHECK: sw $6, 24($sp)
|
|
; CHECK: sw $5, 20($sp)
|
|
; CHECK: move $2, $5
|
|
}
|
|
|
|
; check whether the variable double argument will be accessed from the 8-byte
|
|
; aligned location (i.e. whether the address is computed by adding 7 and
|
|
; clearing lower 3 bits)
|
|
define double @va2(i32 %a, ...) nounwind {
|
|
entry:
|
|
%a.addr = alloca i32, align 4
|
|
%ap = alloca ptr, align 4
|
|
%b = alloca double, align 8
|
|
store i32 %a, ptr %a.addr, align 4
|
|
call void @llvm.va_start(ptr %ap)
|
|
%0 = va_arg ptr %ap, double
|
|
store double %0, ptr %b, align 8
|
|
call void @llvm.va_end(ptr %ap)
|
|
%tmp = load double, ptr %b, align 8
|
|
ret double %tmp
|
|
|
|
; CHECK-LABEL: va2:
|
|
; CHECK: addiu $sp, $sp, -16
|
|
; CHECK: sw $7, 28($sp)
|
|
; CHECK: sw $6, 24($sp)
|
|
; CHECK: sw $5, 20($sp)
|
|
; CHECK: addiu $[[R0:[0-9]+]], $sp, 20
|
|
; CHECK: addiu $[[R1:[0-9]+]], $[[R0]], 7
|
|
; CHECK: addiu $[[R2:[0-9]+]], $zero, -8
|
|
; CHECK: and $[[R3:[0-9]+]], $[[R1]], $[[R2]]
|
|
; CHECK: ldc1 $f0, 0($[[R3]])
|
|
}
|
|
|
|
; int
|
|
define i32 @va3(double %a, ...) nounwind {
|
|
entry:
|
|
%a.addr = alloca double, align 8
|
|
%ap = alloca ptr, align 4
|
|
%b = alloca i32, align 4
|
|
store double %a, ptr %a.addr, align 8
|
|
call void @llvm.va_start(ptr %ap)
|
|
%0 = va_arg ptr %ap, i32
|
|
store i32 %0, ptr %b, align 4
|
|
call void @llvm.va_end(ptr %ap)
|
|
%tmp = load i32, ptr %b, align 4
|
|
ret i32 %tmp
|
|
|
|
; CHECK-LABEL: va3:
|
|
; CHECK: addiu $sp, $sp, -16
|
|
; CHECK: sw $7, 28($sp)
|
|
; CHECK: sw $6, 24($sp)
|
|
; CHECK: move $2, $6
|
|
}
|
|
|
|
; double
|
|
define double @va4(double %a, ...) nounwind {
|
|
entry:
|
|
%a.addr = alloca double, align 8
|
|
%ap = alloca ptr, align 4
|
|
%b = alloca double, align 8
|
|
store double %a, ptr %a.addr, align 8
|
|
call void @llvm.va_start(ptr %ap)
|
|
%0 = va_arg ptr %ap, double
|
|
store double %0, ptr %b, align 8
|
|
call void @llvm.va_end(ptr %ap)
|
|
%tmp = load double, ptr %b, align 8
|
|
ret double %tmp
|
|
|
|
; CHECK-LABEL: va4:
|
|
; CHECK: addiu $sp, $sp, -24
|
|
; CHECK: sw $7, 36($sp)
|
|
; CHECK: sw $6, 32($sp)
|
|
; CHECK: addiu ${{[0-9]+}}, $sp, 32
|
|
; CHECK: ldc1 $f0, 32($sp)
|
|
}
|
|
|
|
; int
|
|
define i32 @va5(i32 %a, i32 %b, i32 %c, ...) nounwind {
|
|
entry:
|
|
%a.addr = alloca i32, align 4
|
|
%b.addr = alloca i32, align 4
|
|
%c.addr = alloca i32, align 4
|
|
%ap = alloca ptr, align 4
|
|
%d = alloca i32, align 4
|
|
store i32 %a, ptr %a.addr, align 4
|
|
store i32 %b, ptr %b.addr, align 4
|
|
store i32 %c, ptr %c.addr, align 4
|
|
call void @llvm.va_start(ptr %ap)
|
|
%0 = va_arg ptr %ap, i32
|
|
store i32 %0, ptr %d, align 4
|
|
call void @llvm.va_end(ptr %ap)
|
|
%tmp = load i32, ptr %d, align 4
|
|
ret i32 %tmp
|
|
|
|
; CHECK-LABEL: va5:
|
|
; CHECK: addiu $sp, $sp, -24
|
|
; CHECK: sw $7, 36($sp)
|
|
; CHECK: move $2, $7
|
|
}
|
|
|
|
; double
|
|
define double @va6(i32 %a, i32 %b, i32 %c, ...) nounwind {
|
|
entry:
|
|
%a.addr = alloca i32, align 4
|
|
%b.addr = alloca i32, align 4
|
|
%c.addr = alloca i32, align 4
|
|
%ap = alloca ptr, align 4
|
|
%d = alloca double, align 8
|
|
store i32 %a, ptr %a.addr, align 4
|
|
store i32 %b, ptr %b.addr, align 4
|
|
store i32 %c, ptr %c.addr, align 4
|
|
call void @llvm.va_start(ptr %ap)
|
|
%0 = va_arg ptr %ap, double
|
|
store double %0, ptr %d, align 8
|
|
call void @llvm.va_end(ptr %ap)
|
|
%tmp = load double, ptr %d, align 8
|
|
ret double %tmp
|
|
|
|
; CHECK-LABEL: va6:
|
|
; CHECK: addiu $sp, $sp, -24
|
|
; CHECK: sw $7, 36($sp)
|
|
; CHECK: addiu $[[R0:[0-9]+]], $sp, 36
|
|
; CHECK: addiu $[[R1:[0-9]+]], $[[R0]], 7
|
|
; CHECK: addiu $[[R2:[0-9]+]], $zero, -8
|
|
; CHECK: and $[[R3:[0-9]+]], $[[R1]], $[[R2]]
|
|
; CHECK: ldc1 $f0, 0($[[R3]])
|
|
}
|
|
|
|
; int
|
|
define i32 @va7(i32 %a, double %b, ...) nounwind {
|
|
entry:
|
|
%a.addr = alloca i32, align 4
|
|
%b.addr = alloca double, align 8
|
|
%ap = alloca ptr, align 4
|
|
%c = alloca i32, align 4
|
|
store i32 %a, ptr %a.addr, align 4
|
|
store double %b, ptr %b.addr, align 8
|
|
call void @llvm.va_start(ptr %ap)
|
|
%0 = va_arg ptr %ap, i32
|
|
store i32 %0, ptr %c, align 4
|
|
call void @llvm.va_end(ptr %ap)
|
|
%tmp = load i32, ptr %c, align 4
|
|
ret i32 %tmp
|
|
|
|
; CHECK-LABEL: va7:
|
|
; CHECK: addiu $sp, $sp, -24
|
|
; CHECK: lw $2, 40($sp)
|
|
}
|
|
|
|
; double
|
|
define double @va8(i32 %a, double %b, ...) nounwind {
|
|
entry:
|
|
%a.addr = alloca i32, align 4
|
|
%b.addr = alloca double, align 8
|
|
%ap = alloca ptr, align 4
|
|
%c = alloca double, align 8
|
|
store i32 %a, ptr %a.addr, align 4
|
|
store double %b, ptr %b.addr, align 8
|
|
call void @llvm.va_start(ptr %ap)
|
|
%0 = va_arg ptr %ap, double
|
|
store double %0, ptr %c, align 8
|
|
call void @llvm.va_end(ptr %ap)
|
|
%tmp = load double, ptr %c, align 8
|
|
ret double %tmp
|
|
|
|
; CHECK-LABEL: va8:
|
|
; CHECK: addiu $sp, $sp, -32
|
|
; CHECK: addiu ${{[0-9]+}}, $sp, 48
|
|
; CHECK: ldc1 $f0, 48($sp)
|
|
}
|
|
|
|
; int
|
|
define i32 @va9(double %a, double %b, i32 %c, ...) nounwind {
|
|
entry:
|
|
%a.addr = alloca double, align 8
|
|
%b.addr = alloca double, align 8
|
|
%c.addr = alloca i32, align 4
|
|
%ap = alloca ptr, align 4
|
|
%d = alloca i32, align 4
|
|
store double %a, ptr %a.addr, align 8
|
|
store double %b, ptr %b.addr, align 8
|
|
store i32 %c, ptr %c.addr, align 4
|
|
call void @llvm.va_start(ptr %ap)
|
|
%0 = va_arg ptr %ap, i32
|
|
store i32 %0, ptr %d, align 4
|
|
call void @llvm.va_end(ptr %ap)
|
|
%tmp = load i32, ptr %d, align 4
|
|
ret i32 %tmp
|
|
|
|
; CHECK-LABEL: va9:
|
|
; CHECK: addiu $sp, $sp, -24
|
|
; CHECK: lw $2, 44($sp)
|
|
}
|
|
|
|
; double
|
|
define double @va10(double %a, double %b, i32 %c, ...) nounwind {
|
|
entry:
|
|
%a.addr = alloca double, align 8
|
|
%b.addr = alloca double, align 8
|
|
%c.addr = alloca i32, align 4
|
|
%ap = alloca ptr, align 4
|
|
%d = alloca double, align 8
|
|
store double %a, ptr %a.addr, align 8
|
|
store double %b, ptr %b.addr, align 8
|
|
store i32 %c, ptr %c.addr, align 4
|
|
call void @llvm.va_start(ptr %ap)
|
|
%0 = va_arg ptr %ap, double
|
|
store double %0, ptr %d, align 8
|
|
call void @llvm.va_end(ptr %ap)
|
|
%tmp = load double, ptr %d, align 8
|
|
ret double %tmp
|
|
|
|
; CHECK-LABEL: va10:
|
|
; CHECK: addiu $sp, $sp, -32
|
|
; CHECK: addiu $[[R0:[0-9]+]], $sp, 52
|
|
; CHECK: addiu $[[R1:[0-9]+]], $[[R0]], 7
|
|
; CHECK: addiu $[[R2:[0-9]+]], $zero, -8
|
|
; CHECK: and $[[R3:[0-9]+]], $[[R1]], $[[R2]]
|
|
; CHECK: ldc1 $f0, 0($[[R3]])
|
|
}
|