Files
TheRock/compiler/amd-llvm/llvm/lib/CodeGen/MachineConvergenceVerifier.cpp
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

99 lines
3.1 KiB
C++

//===- MachineConvergenceVerifier.cpp - Verify convergencectrl ------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//===----------------------------------------------------------------------===//
#include "llvm/CodeGen/MachineConvergenceVerifier.h"
#include "llvm/CodeGen/MachineDominators.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/MachineSSAContext.h"
#include "llvm/IR/GenericConvergenceVerifierImpl.h"
using namespace llvm;
template <>
auto GenericConvergenceVerifier<MachineSSAContext>::getConvOp(
const MachineInstr &MI) -> ConvOpKind {
switch (MI.getOpcode()) {
default:
return CONV_NONE;
case TargetOpcode::CONVERGENCECTRL_ENTRY:
return CONV_ENTRY;
case TargetOpcode::CONVERGENCECTRL_ANCHOR:
return CONV_ANCHOR;
case TargetOpcode::CONVERGENCECTRL_LOOP:
return CONV_LOOP;
}
}
template <>
void GenericConvergenceVerifier<
MachineSSAContext>::checkConvergenceTokenProduced(const MachineInstr &MI) {
Check(!MI.hasImplicitDef(),
"Convergence control tokens are defined explicitly.",
{Context.print(&MI)});
const MachineOperand &Def = MI.getOperand(0);
const MachineRegisterInfo &MRI = Context.getFunction()->getRegInfo();
Check(MRI.getUniqueVRegDef(Def.getReg()),
"Convergence control tokens must have unique definitions.",
{Context.print(&MI)});
}
template <>
const MachineInstr *
GenericConvergenceVerifier<MachineSSAContext>::findAndCheckConvergenceTokenUsed(
const MachineInstr &MI) {
const MachineRegisterInfo &MRI = Context.getFunction()->getRegInfo();
const MachineInstr *TokenDef = nullptr;
for (const MachineOperand &MO : MI.operands()) {
if (!MO.isReg() || !MO.isUse())
continue;
Register OpReg = MO.getReg();
if (!OpReg.isVirtual())
continue;
const MachineInstr *Def = MRI.getUniqueVRegDef(OpReg);
if (!Def)
continue;
if (getConvOp(*Def) == CONV_NONE)
continue;
CheckOrNull(
MI.isConvergent(),
"Convergence control tokens can only be used by convergent operations.",
{Context.print(OpReg), Context.print(&MI)});
CheckOrNull(!TokenDef,
"An operation can use at most one convergence control token.",
{Context.print(OpReg), Context.print(&MI)});
TokenDef = Def;
}
if (TokenDef)
Tokens[&MI] = TokenDef;
return TokenDef;
}
template <>
bool GenericConvergenceVerifier<MachineSSAContext>::isInsideConvergentFunction(
const MachineInstr &MI) {
// The class MachineFunction does not have any property to indicate whether it
// is convergent. Trivially return true so that the check always passes.
return true;
}
template <>
bool GenericConvergenceVerifier<MachineSSAContext>::isConvergent(
const MachineInstr &MI) {
return MI.isConvergent();
}
template class llvm::GenericConvergenceVerifier<MachineSSAContext>;