derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
54 lines
1.7 KiB
LLVM
54 lines
1.7 KiB
LLVM
; RUN: llc -mtriple=hexagon -O0 < %s | FileCheck %s
|
|
|
|
; CHECK: r{{[0-9]*}} += rol(r{{[0-9]*}},#31)
|
|
; CHECK: r{{[0-9]*}} &= rol(r{{[0-9]*}},#31)
|
|
; CHECK: r{{[0-9]*}} -= rol(r{{[0-9]*}},#31)
|
|
; CHECK: r{{[0-9]*}} |= rol(r{{[0-9]*}},#31)
|
|
; CHECK: r{{[0-9]*}} ^= rol(r{{[0-9]*}},#31)
|
|
|
|
target triple = "hexagon"
|
|
|
|
@g0 = common global i32 0, align 4
|
|
@g1 = common global i32 0, align 4
|
|
@g2 = common global i32 0, align 4
|
|
@g3 = common global i32 0, align 4
|
|
@g4 = common global i32 0, align 4
|
|
|
|
; Function Attrs: nounwind
|
|
define i32 @f0() #0 {
|
|
b0:
|
|
%v0 = alloca i32, align 4
|
|
%v1 = alloca i32, align 4
|
|
store i32 0, ptr %v0
|
|
store i32 0, ptr %v1, align 4
|
|
%v2 = call i32 @llvm.hexagon.S6.rol.i.r.acc(i32 0, i32 1, i32 31)
|
|
store i32 %v2, ptr @g0, align 4
|
|
%v3 = call i32 @llvm.hexagon.S6.rol.i.r.and(i32 0, i32 1, i32 31)
|
|
store i32 %v3, ptr @g1, align 4
|
|
%v4 = call i32 @llvm.hexagon.S6.rol.i.r.nac(i32 0, i32 1, i32 31)
|
|
store i32 %v4, ptr @g2, align 4
|
|
%v5 = call i32 @llvm.hexagon.S6.rol.i.r.or(i32 0, i32 1, i32 31)
|
|
store i32 %v5, ptr @g3, align 4
|
|
%v6 = call i32 @llvm.hexagon.S6.rol.i.r.xacc(i32 0, i32 1, i32 31)
|
|
store i32 %v6, ptr @g4, align 4
|
|
ret i32 0
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare i32 @llvm.hexagon.S6.rol.i.r.acc(i32, i32, i32) #1
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare i32 @llvm.hexagon.S6.rol.i.r.and(i32, i32, i32) #1
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare i32 @llvm.hexagon.S6.rol.i.r.nac(i32, i32, i32) #1
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare i32 @llvm.hexagon.S6.rol.i.r.or(i32, i32, i32) #1
|
|
|
|
; Function Attrs: nounwind readnone
|
|
declare i32 @llvm.hexagon.S6.rol.i.r.xacc(i32, i32, i32) #1
|
|
|
|
attributes #0 = { nounwind "target-cpu"="hexagonv60" }
|
|
attributes #1 = { nounwind readnone }
|