derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
284 lines
9.9 KiB
LLVM
284 lines
9.9 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=riscv32 -mattr=+d \
|
|
; RUN: -verify-machineinstrs -target-abi=ilp32d \
|
|
; RUN: | FileCheck -check-prefixes=CHECKIFD %s
|
|
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=riscv64 -mattr=+d \
|
|
; RUN: -verify-machineinstrs -target-abi=lp64d \
|
|
; RUN: | FileCheck -check-prefixes=CHECKIFD %s
|
|
; RUN: sed 's/iXLen/i32/g' %s | llc -mtriple=riscv32 -mattr=+zdinx \
|
|
; RUN: -verify-machineinstrs -target-abi=ilp32 \
|
|
; RUN: | FileCheck -check-prefix=RV32IZFINXZDINX %s
|
|
; RUN: sed 's/iXLen/i64/g' %s | llc -mtriple=riscv64 -mattr=+zdinx \
|
|
; RUN: -verify-machineinstrs -target-abi=lp64 \
|
|
; RUN: | FileCheck -check-prefix=RV64IZFINXZDINX %s
|
|
|
|
define double @fminimum_f64(double %a, double %b) nounwind {
|
|
; CHECKIFD-LABEL: fminimum_f64:
|
|
; CHECKIFD: # %bb.0:
|
|
; CHECKIFD-NEXT: feq.d a0, fa0, fa0
|
|
; CHECKIFD-NEXT: fmv.d fa5, fa1
|
|
; CHECKIFD-NEXT: beqz a0, .LBB0_3
|
|
; CHECKIFD-NEXT: # %bb.1:
|
|
; CHECKIFD-NEXT: feq.d a0, fa1, fa1
|
|
; CHECKIFD-NEXT: beqz a0, .LBB0_4
|
|
; CHECKIFD-NEXT: .LBB0_2:
|
|
; CHECKIFD-NEXT: fmin.d fa0, fa0, fa5
|
|
; CHECKIFD-NEXT: ret
|
|
; CHECKIFD-NEXT: .LBB0_3:
|
|
; CHECKIFD-NEXT: fmv.d fa5, fa0
|
|
; CHECKIFD-NEXT: feq.d a0, fa1, fa1
|
|
; CHECKIFD-NEXT: bnez a0, .LBB0_2
|
|
; CHECKIFD-NEXT: .LBB0_4:
|
|
; CHECKIFD-NEXT: fmin.d fa0, fa1, fa5
|
|
; CHECKIFD-NEXT: ret
|
|
;
|
|
; RV32IZFINXZDINX-LABEL: fminimum_f64:
|
|
; RV32IZFINXZDINX: # %bb.0:
|
|
; RV32IZFINXZDINX-NEXT: feq.d a6, a0, a0
|
|
; RV32IZFINXZDINX-NEXT: fmv.d a4, a2
|
|
; RV32IZFINXZDINX-NEXT: beqz a6, .LBB0_3
|
|
; RV32IZFINXZDINX-NEXT: # %bb.1:
|
|
; RV32IZFINXZDINX-NEXT: feq.d a6, a2, a2
|
|
; RV32IZFINXZDINX-NEXT: beqz a6, .LBB0_4
|
|
; RV32IZFINXZDINX-NEXT: .LBB0_2:
|
|
; RV32IZFINXZDINX-NEXT: fmin.d a0, a0, a4
|
|
; RV32IZFINXZDINX-NEXT: ret
|
|
; RV32IZFINXZDINX-NEXT: .LBB0_3:
|
|
; RV32IZFINXZDINX-NEXT: fmv.d a4, a0
|
|
; RV32IZFINXZDINX-NEXT: feq.d a6, a2, a2
|
|
; RV32IZFINXZDINX-NEXT: bnez a6, .LBB0_2
|
|
; RV32IZFINXZDINX-NEXT: .LBB0_4:
|
|
; RV32IZFINXZDINX-NEXT: fmin.d a0, a2, a4
|
|
; RV32IZFINXZDINX-NEXT: ret
|
|
;
|
|
; RV64IZFINXZDINX-LABEL: fminimum_f64:
|
|
; RV64IZFINXZDINX: # %bb.0:
|
|
; RV64IZFINXZDINX-NEXT: feq.d a3, a0, a0
|
|
; RV64IZFINXZDINX-NEXT: mv a2, a1
|
|
; RV64IZFINXZDINX-NEXT: beqz a3, .LBB0_3
|
|
; RV64IZFINXZDINX-NEXT: # %bb.1:
|
|
; RV64IZFINXZDINX-NEXT: feq.d a3, a1, a1
|
|
; RV64IZFINXZDINX-NEXT: beqz a3, .LBB0_4
|
|
; RV64IZFINXZDINX-NEXT: .LBB0_2:
|
|
; RV64IZFINXZDINX-NEXT: fmin.d a0, a0, a2
|
|
; RV64IZFINXZDINX-NEXT: ret
|
|
; RV64IZFINXZDINX-NEXT: .LBB0_3:
|
|
; RV64IZFINXZDINX-NEXT: mv a2, a0
|
|
; RV64IZFINXZDINX-NEXT: feq.d a3, a1, a1
|
|
; RV64IZFINXZDINX-NEXT: bnez a3, .LBB0_2
|
|
; RV64IZFINXZDINX-NEXT: .LBB0_4:
|
|
; RV64IZFINXZDINX-NEXT: fmin.d a0, a1, a2
|
|
; RV64IZFINXZDINX-NEXT: ret
|
|
%1 = call double @llvm.minimum.f64(double %a, double %b)
|
|
ret double %1
|
|
}
|
|
|
|
define double @fmaximum_f64(double %a, double %b) nounwind {
|
|
; CHECKIFD-LABEL: fmaximum_f64:
|
|
; CHECKIFD: # %bb.0:
|
|
; CHECKIFD-NEXT: feq.d a0, fa0, fa0
|
|
; CHECKIFD-NEXT: fmv.d fa5, fa1
|
|
; CHECKIFD-NEXT: beqz a0, .LBB1_3
|
|
; CHECKIFD-NEXT: # %bb.1:
|
|
; CHECKIFD-NEXT: feq.d a0, fa1, fa1
|
|
; CHECKIFD-NEXT: beqz a0, .LBB1_4
|
|
; CHECKIFD-NEXT: .LBB1_2:
|
|
; CHECKIFD-NEXT: fmax.d fa0, fa0, fa5
|
|
; CHECKIFD-NEXT: ret
|
|
; CHECKIFD-NEXT: .LBB1_3:
|
|
; CHECKIFD-NEXT: fmv.d fa5, fa0
|
|
; CHECKIFD-NEXT: feq.d a0, fa1, fa1
|
|
; CHECKIFD-NEXT: bnez a0, .LBB1_2
|
|
; CHECKIFD-NEXT: .LBB1_4:
|
|
; CHECKIFD-NEXT: fmax.d fa0, fa1, fa5
|
|
; CHECKIFD-NEXT: ret
|
|
;
|
|
; RV32IZFINXZDINX-LABEL: fmaximum_f64:
|
|
; RV32IZFINXZDINX: # %bb.0:
|
|
; RV32IZFINXZDINX-NEXT: feq.d a6, a0, a0
|
|
; RV32IZFINXZDINX-NEXT: fmv.d a4, a2
|
|
; RV32IZFINXZDINX-NEXT: beqz a6, .LBB1_3
|
|
; RV32IZFINXZDINX-NEXT: # %bb.1:
|
|
; RV32IZFINXZDINX-NEXT: feq.d a6, a2, a2
|
|
; RV32IZFINXZDINX-NEXT: beqz a6, .LBB1_4
|
|
; RV32IZFINXZDINX-NEXT: .LBB1_2:
|
|
; RV32IZFINXZDINX-NEXT: fmax.d a0, a0, a4
|
|
; RV32IZFINXZDINX-NEXT: ret
|
|
; RV32IZFINXZDINX-NEXT: .LBB1_3:
|
|
; RV32IZFINXZDINX-NEXT: fmv.d a4, a0
|
|
; RV32IZFINXZDINX-NEXT: feq.d a6, a2, a2
|
|
; RV32IZFINXZDINX-NEXT: bnez a6, .LBB1_2
|
|
; RV32IZFINXZDINX-NEXT: .LBB1_4:
|
|
; RV32IZFINXZDINX-NEXT: fmax.d a0, a2, a4
|
|
; RV32IZFINXZDINX-NEXT: ret
|
|
;
|
|
; RV64IZFINXZDINX-LABEL: fmaximum_f64:
|
|
; RV64IZFINXZDINX: # %bb.0:
|
|
; RV64IZFINXZDINX-NEXT: feq.d a3, a0, a0
|
|
; RV64IZFINXZDINX-NEXT: mv a2, a1
|
|
; RV64IZFINXZDINX-NEXT: beqz a3, .LBB1_3
|
|
; RV64IZFINXZDINX-NEXT: # %bb.1:
|
|
; RV64IZFINXZDINX-NEXT: feq.d a3, a1, a1
|
|
; RV64IZFINXZDINX-NEXT: beqz a3, .LBB1_4
|
|
; RV64IZFINXZDINX-NEXT: .LBB1_2:
|
|
; RV64IZFINXZDINX-NEXT: fmax.d a0, a0, a2
|
|
; RV64IZFINXZDINX-NEXT: ret
|
|
; RV64IZFINXZDINX-NEXT: .LBB1_3:
|
|
; RV64IZFINXZDINX-NEXT: mv a2, a0
|
|
; RV64IZFINXZDINX-NEXT: feq.d a3, a1, a1
|
|
; RV64IZFINXZDINX-NEXT: bnez a3, .LBB1_2
|
|
; RV64IZFINXZDINX-NEXT: .LBB1_4:
|
|
; RV64IZFINXZDINX-NEXT: fmax.d a0, a1, a2
|
|
; RV64IZFINXZDINX-NEXT: ret
|
|
%1 = call double @llvm.maximum.f64(double %a, double %b)
|
|
ret double %1
|
|
}
|
|
|
|
define double @fminimum_nnan_f64(double %a, double %b) nounwind {
|
|
; CHECKIFD-LABEL: fminimum_nnan_f64:
|
|
; CHECKIFD: # %bb.0:
|
|
; CHECKIFD-NEXT: fmin.d fa0, fa0, fa1
|
|
; CHECKIFD-NEXT: ret
|
|
;
|
|
; RV32IZFINXZDINX-LABEL: fminimum_nnan_f64:
|
|
; RV32IZFINXZDINX: # %bb.0:
|
|
; RV32IZFINXZDINX-NEXT: fmin.d a0, a0, a2
|
|
; RV32IZFINXZDINX-NEXT: ret
|
|
;
|
|
; RV64IZFINXZDINX-LABEL: fminimum_nnan_f64:
|
|
; RV64IZFINXZDINX: # %bb.0:
|
|
; RV64IZFINXZDINX-NEXT: fmin.d a0, a0, a1
|
|
; RV64IZFINXZDINX-NEXT: ret
|
|
%1 = call nnan double @llvm.minimum.f64(double %a, double %b)
|
|
ret double %1
|
|
}
|
|
|
|
define double @fmaximum_nnan_f64(double %a, double %b) nounwind {
|
|
; CHECKIFD-LABEL: fmaximum_nnan_f64:
|
|
; CHECKIFD: # %bb.0:
|
|
; CHECKIFD-NEXT: feq.d a0, fa0, fa0
|
|
; CHECKIFD-NEXT: fmv.d fa5, fa1
|
|
; CHECKIFD-NEXT: beqz a0, .LBB3_3
|
|
; CHECKIFD-NEXT: # %bb.1:
|
|
; CHECKIFD-NEXT: feq.d a0, fa1, fa1
|
|
; CHECKIFD-NEXT: beqz a0, .LBB3_4
|
|
; CHECKIFD-NEXT: .LBB3_2:
|
|
; CHECKIFD-NEXT: fmin.d fa0, fa0, fa5
|
|
; CHECKIFD-NEXT: ret
|
|
; CHECKIFD-NEXT: .LBB3_3:
|
|
; CHECKIFD-NEXT: fmv.d fa5, fa0
|
|
; CHECKIFD-NEXT: feq.d a0, fa1, fa1
|
|
; CHECKIFD-NEXT: bnez a0, .LBB3_2
|
|
; CHECKIFD-NEXT: .LBB3_4:
|
|
; CHECKIFD-NEXT: fmin.d fa0, fa1, fa5
|
|
; CHECKIFD-NEXT: ret
|
|
;
|
|
; RV32IZFINXZDINX-LABEL: fmaximum_nnan_f64:
|
|
; RV32IZFINXZDINX: # %bb.0:
|
|
; RV32IZFINXZDINX-NEXT: feq.d a6, a0, a0
|
|
; RV32IZFINXZDINX-NEXT: fmv.d a4, a2
|
|
; RV32IZFINXZDINX-NEXT: beqz a6, .LBB3_3
|
|
; RV32IZFINXZDINX-NEXT: # %bb.1:
|
|
; RV32IZFINXZDINX-NEXT: feq.d a6, a2, a2
|
|
; RV32IZFINXZDINX-NEXT: beqz a6, .LBB3_4
|
|
; RV32IZFINXZDINX-NEXT: .LBB3_2:
|
|
; RV32IZFINXZDINX-NEXT: fmin.d a0, a0, a4
|
|
; RV32IZFINXZDINX-NEXT: ret
|
|
; RV32IZFINXZDINX-NEXT: .LBB3_3:
|
|
; RV32IZFINXZDINX-NEXT: fmv.d a4, a0
|
|
; RV32IZFINXZDINX-NEXT: feq.d a6, a2, a2
|
|
; RV32IZFINXZDINX-NEXT: bnez a6, .LBB3_2
|
|
; RV32IZFINXZDINX-NEXT: .LBB3_4:
|
|
; RV32IZFINXZDINX-NEXT: fmin.d a0, a2, a4
|
|
; RV32IZFINXZDINX-NEXT: ret
|
|
;
|
|
; RV64IZFINXZDINX-LABEL: fmaximum_nnan_f64:
|
|
; RV64IZFINXZDINX: # %bb.0:
|
|
; RV64IZFINXZDINX-NEXT: feq.d a3, a0, a0
|
|
; RV64IZFINXZDINX-NEXT: mv a2, a1
|
|
; RV64IZFINXZDINX-NEXT: beqz a3, .LBB3_3
|
|
; RV64IZFINXZDINX-NEXT: # %bb.1:
|
|
; RV64IZFINXZDINX-NEXT: feq.d a3, a1, a1
|
|
; RV64IZFINXZDINX-NEXT: beqz a3, .LBB3_4
|
|
; RV64IZFINXZDINX-NEXT: .LBB3_2:
|
|
; RV64IZFINXZDINX-NEXT: fmin.d a0, a0, a2
|
|
; RV64IZFINXZDINX-NEXT: ret
|
|
; RV64IZFINXZDINX-NEXT: .LBB3_3:
|
|
; RV64IZFINXZDINX-NEXT: mv a2, a0
|
|
; RV64IZFINXZDINX-NEXT: feq.d a3, a1, a1
|
|
; RV64IZFINXZDINX-NEXT: bnez a3, .LBB3_2
|
|
; RV64IZFINXZDINX-NEXT: .LBB3_4:
|
|
; RV64IZFINXZDINX-NEXT: fmin.d a0, a1, a2
|
|
; RV64IZFINXZDINX-NEXT: ret
|
|
%1 = call double @llvm.minimum.f64(double %a, double %b)
|
|
ret double %1
|
|
}
|
|
|
|
define double @fminimum_nnan_op_f64(double %a, double %b) nounwind {
|
|
; CHECKIFD-LABEL: fminimum_nnan_op_f64:
|
|
; CHECKIFD: # %bb.0:
|
|
; CHECKIFD-NEXT: feq.d a0, fa1, fa1
|
|
; CHECKIFD-NEXT: bnez a0, .LBB4_2
|
|
; CHECKIFD-NEXT: # %bb.1:
|
|
; CHECKIFD-NEXT: fmin.d fa0, fa1, fa1
|
|
; CHECKIFD-NEXT: ret
|
|
; CHECKIFD-NEXT: .LBB4_2:
|
|
; CHECKIFD-NEXT: fadd.d fa5, fa0, fa0
|
|
; CHECKIFD-NEXT: fmin.d fa0, fa5, fa1
|
|
; CHECKIFD-NEXT: ret
|
|
;
|
|
; RV32IZFINXZDINX-LABEL: fminimum_nnan_op_f64:
|
|
; RV32IZFINXZDINX: # %bb.0:
|
|
; RV32IZFINXZDINX-NEXT: feq.d a4, a2, a2
|
|
; RV32IZFINXZDINX-NEXT: bnez a4, .LBB4_2
|
|
; RV32IZFINXZDINX-NEXT: # %bb.1:
|
|
; RV32IZFINXZDINX-NEXT: fmin.d a0, a2, a2
|
|
; RV32IZFINXZDINX-NEXT: ret
|
|
; RV32IZFINXZDINX-NEXT: .LBB4_2:
|
|
; RV32IZFINXZDINX-NEXT: fadd.d a0, a0, a0
|
|
; RV32IZFINXZDINX-NEXT: fmin.d a0, a0, a2
|
|
; RV32IZFINXZDINX-NEXT: ret
|
|
;
|
|
; RV64IZFINXZDINX-LABEL: fminimum_nnan_op_f64:
|
|
; RV64IZFINXZDINX: # %bb.0:
|
|
; RV64IZFINXZDINX-NEXT: feq.d a2, a1, a1
|
|
; RV64IZFINXZDINX-NEXT: bnez a2, .LBB4_2
|
|
; RV64IZFINXZDINX-NEXT: # %bb.1:
|
|
; RV64IZFINXZDINX-NEXT: fmin.d a0, a1, a1
|
|
; RV64IZFINXZDINX-NEXT: ret
|
|
; RV64IZFINXZDINX-NEXT: .LBB4_2:
|
|
; RV64IZFINXZDINX-NEXT: fadd.d a0, a0, a0
|
|
; RV64IZFINXZDINX-NEXT: fmin.d a0, a0, a1
|
|
; RV64IZFINXZDINX-NEXT: ret
|
|
%c = fadd nnan double %a, %a
|
|
%1 = call double @llvm.minimum.f64(double %c, double %b)
|
|
ret double %1
|
|
}
|
|
|
|
define double @fmaximum_nnan_op_f64(double %a, double %b) nounwind {
|
|
; CHECKIFD-LABEL: fmaximum_nnan_op_f64:
|
|
; CHECKIFD: # %bb.0:
|
|
; CHECKIFD-NEXT: fadd.d fa5, fa0, fa1
|
|
; CHECKIFD-NEXT: fsub.d fa4, fa0, fa1
|
|
; CHECKIFD-NEXT: fmax.d fa0, fa5, fa4
|
|
; CHECKIFD-NEXT: ret
|
|
;
|
|
; RV32IZFINXZDINX-LABEL: fmaximum_nnan_op_f64:
|
|
; RV32IZFINXZDINX: # %bb.0:
|
|
; RV32IZFINXZDINX-NEXT: fadd.d a4, a0, a2
|
|
; RV32IZFINXZDINX-NEXT: fsub.d a0, a0, a2
|
|
; RV32IZFINXZDINX-NEXT: fmax.d a0, a4, a0
|
|
; RV32IZFINXZDINX-NEXT: ret
|
|
;
|
|
; RV64IZFINXZDINX-LABEL: fmaximum_nnan_op_f64:
|
|
; RV64IZFINXZDINX: # %bb.0:
|
|
; RV64IZFINXZDINX-NEXT: fadd.d a2, a0, a1
|
|
; RV64IZFINXZDINX-NEXT: fsub.d a0, a0, a1
|
|
; RV64IZFINXZDINX-NEXT: fmax.d a0, a2, a0
|
|
; RV64IZFINXZDINX-NEXT: ret
|
|
%c = fadd nnan double %a, %b
|
|
%d = fsub nnan double %a, %b
|
|
%1 = call double @llvm.maximum.f64(double %c, double %d)
|
|
ret double %1
|
|
}
|