Files
TheRock/compiler/amd-llvm/llvm/test/CodeGen/AArch64/aarch64-saturating-arithmetic.ll
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

207 lines
6.4 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
; RUN: llc -mtriple=aarch64-linux-gnu -O2 -o - %s | FileCheck %s
define i64 @test_ssub_nonneg_rhs(i64 %x) {
; CHECK-LABEL: test_ssub_nonneg_rhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: subs x9, x0, #1
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.ssub.sat.i64(i64 %x, i64 1)
ret i64 %sat
}
define i64 @test_ssub_neg_rhs(i64 %x) {
; CHECK-LABEL: test_ssub_neg_rhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: adds x9, x0, #1
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.ssub.sat.i64(i64 %x, i64 -1)
ret i64 %sat
}
define i64 @test_sadd_nonneg_rhs(i64 %x) {
; CHECK-LABEL: test_sadd_nonneg_rhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: adds x9, x0, #1
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.sadd.sat.i64(i64 %x, i64 1)
ret i64 %sat
}
define i64 @test_sadd_neg_rhs(i64 %x) {
; CHECK-LABEL: test_sadd_neg_rhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: subs x9, x0, #1
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.sadd.sat.i64(i64 %x, i64 -1)
ret i64 %sat
}
define i64 @test_ssub_nonneg_lhs(i64 %x) {
; CHECK-LABEL: test_ssub_nonneg_lhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #1 // =0x1
; CHECK-NEXT: mov x9, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: subs x8, x8, x0
; CHECK-NEXT: csel x0, x9, x8, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.ssub.sat.i64(i64 1, i64 %x)
ret i64 %sat
}
define i64 @test_ssub_neg_lhs(i64 %x) {
; CHECK-LABEL: test_ssub_neg_lhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mvn x0, x0
; CHECK-NEXT: ret
%sat = call i64 @llvm.ssub.sat.i64(i64 -1, i64 %x)
ret i64 %sat
}
define i64 @test_sadd_nonneg_lhs(i64 %x) {
; CHECK-LABEL: test_sadd_nonneg_lhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: adds x9, x0, #1
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.sadd.sat.i64(i64 1, i64 %x)
ret i64 %sat
}
define i64 @test_sadd_neg_lhs(i64 %x) {
; CHECK-LABEL: test_sadd_neg_lhs:
; CHECK: // %bb.0:
; CHECK-NEXT: mov x8, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: subs x9, x0, #1
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%sat = call i64 @llvm.sadd.sat.i64(i64 -1, i64 %x)
ret i64 %sat
}
define i64 @test_ssub_nonneg_rhs_nonconst(i64 %x) {
; CHECK-LABEL: test_ssub_nonneg_rhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #123 // =0x7b
; CHECK-NEXT: mov x9, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: and x8, x0, x8
; CHECK-NEXT: subs x8, x0, x8
; CHECK-NEXT: csel x0, x9, x8, vs
; CHECK-NEXT: ret
%y = and i64 %x, 123
%sat = call i64 @llvm.ssub.sat.i64(i64 %x, i64 %y)
ret i64 %sat
}
define i64 @test_ssub_neg_rhs_nonconst(i64 %x) {
; CHECK-LABEL: test_ssub_neg_rhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: cmn x0, #1
; CHECK-NEXT: mov x8, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: csinv x9, x0, xzr, lt
; CHECK-NEXT: subs x9, x0, x9
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%y = call i64 @llvm.smin(i64 %x, i64 -1)
%sat = call i64 @llvm.ssub.sat.i64(i64 %x, i64 %y)
ret i64 %sat
}
define i64 @test_sadd_nonneg_rhs_nonconst(i64 %x) {
; CHECK-LABEL: test_sadd_nonneg_rhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: cmp x0, #1
; CHECK-NEXT: mov x8, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: csinc x9, x0, xzr, gt
; CHECK-NEXT: adds x9, x0, x9
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%y = call i64 @llvm.smax(i64 %x, i64 1)
%sat = call i64 @llvm.sadd.sat.i64(i64 %x, i64 %y)
ret i64 %sat
}
define i64 @test_sadd_neg_rhs_nonconst(i64 %x) {
; CHECK-LABEL: test_sadd_neg_rhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: orr x9, x0, #0x8000000000000000
; CHECK-NEXT: mov x8, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: adds x9, x0, x9
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%y = or i64 %x, u0x8000000000000000
%sat = call i64 @llvm.sadd.sat.i64(i64 %x, i64 %y)
ret i64 %sat
}
define i64 @test_ssub_nonneg_lhs_nonconst(i64 %x) {
; CHECK-LABEL: test_ssub_nonneg_lhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #123 // =0x7b
; CHECK-NEXT: mov x9, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: and x8, x0, x8
; CHECK-NEXT: subs x8, x8, x0
; CHECK-NEXT: csel x0, x9, x8, vs
; CHECK-NEXT: ret
%y = and i64 %x, 123
%sat = call i64 @llvm.ssub.sat.i64(i64 %y, i64 %x)
ret i64 %sat
}
define i64 @test_ssub_neg_lhs_nonconst(i64 %x) {
; CHECK-LABEL: test_ssub_neg_lhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: cmn x0, #1
; CHECK-NEXT: mov x8, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: csinv x9, x0, xzr, lt
; CHECK-NEXT: subs x9, x9, x0
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%y = call i64 @llvm.smin(i64 %x, i64 -1)
%sat = call i64 @llvm.ssub.sat.i64(i64 %y, i64 %x)
ret i64 %sat
}
define i64 @test_sadd_nonneg_lhs_nonconst(i64 %x) {
; CHECK-LABEL: test_sadd_nonneg_lhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: cmp x0, #1
; CHECK-NEXT: mov x8, #9223372036854775807 // =0x7fffffffffffffff
; CHECK-NEXT: csinc x9, x0, xzr, gt
; CHECK-NEXT: adds x9, x9, x0
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%y = call i64 @llvm.smax(i64 %x, i64 1)
%sat = call i64 @llvm.sadd.sat.i64(i64 %y, i64 %x)
ret i64 %sat
}
define i64 @test_sadd_neg_lhs_nonconst(i64 %x) {
; CHECK-LABEL: test_sadd_neg_lhs_nonconst:
; CHECK: // %bb.0:
; CHECK-NEXT: orr x9, x0, #0x8000000000000000
; CHECK-NEXT: mov x8, #-9223372036854775808 // =0x8000000000000000
; CHECK-NEXT: adds x9, x9, x0
; CHECK-NEXT: csel x0, x8, x9, vs
; CHECK-NEXT: ret
%y = or i64 %x, u0x8000000000000000
%sat = call i64 @llvm.sadd.sat.i64(i64 %y, i64 %x)
ret i64 %sat
}
declare i64 @llvm.sadd.sat.i64(i64, i64)
declare i64 @llvm.ssub.sat.i64(i64, i64)
declare i64 @llvm.smax(i64, i64)
declare i64 @llvm.smin(i64, i64)