Files
TheRock/compiler/amd-llvm/llvm/test/tools/llvm-mca/RISCV/Andes45/rvv-vle-vse-vlm.s
T
derek.holloway 7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
Flatten subprojects into a single base monorepo
2026-09-02 16:34:47 -07:00

558 lines
57 KiB
ArmAsm

# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=riscv64 -mcpu=andes-ax45mpv -iterations=1 -instruction-tables=full < %s | FileCheck %s
vsetvli zero, zero, e8, mf8, ta, ma
vle8.v v8, (a0)
vsetvli zero, zero, e8, mf4, ta, ma
vle8.v v8, (a0)
vsetvli zero, zero, e8, mf2, ta, ma
vle8.v v8, (a0)
vsetvli zero, zero, e8, m1, ta, ma
vle8.v v8, (a0)
vsetvli zero, zero, e8, m2, ta, ma
vle8.v v8, (a0)
vsetvli zero, zero, e8, m4, ta, ma
vle8.v v8, (a0)
vsetvli zero, zero, e8, m8, ta, ma
vle8.v v8, (a0)
vsetvli zero, zero, e16, mf4, ta, ma
vle16.v v8, (a0)
vsetvli zero, zero, e16, mf2, ta, ma
vle16.v v8, (a0)
vsetvli zero, zero, e16, m1, ta, ma
vle16.v v8, (a0)
vsetvli zero, zero, e16, m2, ta, ma
vle16.v v8, (a0)
vsetvli zero, zero, e16, m4, ta, ma
vle16.v v8, (a0)
vsetvli zero, zero, e16, m8, ta, ma
vle16.v v8, (a0)
vsetvli zero, zero, e32, mf2, ta, ma
vle32.v v8, (a0)
vsetvli zero, zero, e32, m1, ta, ma
vle32.v v8, (a0)
vsetvli zero, zero, e32, m2, ta, ma
vle32.v v8, (a0)
vsetvli zero, zero, e32, m4, ta, ma
vle32.v v8, (a0)
vsetvli zero, zero, e32, m8, ta, ma
vle32.v v8, (a0)
vsetvli zero, zero, e64, m1, ta, ma
vle64.v v8, (a0)
vsetvli zero, zero, e64, m2, ta, ma
vle64.v v8, (a0)
vsetvli zero, zero, e64, m4, ta, ma
vle64.v v8, (a0)
vsetvli zero, zero, e64, m8, ta, ma
vle64.v v8, (a0)
vsetvli zero, zero, e8, mf8, ta, ma
vse8.v v8, (a0)
vsetvli zero, zero, e8, mf4, ta, ma
vse8.v v8, (a0)
vsetvli zero, zero, e8, mf2, ta, ma
vse8.v v8, (a0)
vsetvli zero, zero, e8, m1, ta, ma
vse8.v v8, (a0)
vsetvli zero, zero, e8, m2, ta, ma
vse8.v v8, (a0)
vsetvli zero, zero, e8, m4, ta, ma
vse8.v v8, (a0)
vsetvli zero, zero, e8, m8, ta, ma
vse8.v v8, (a0)
vsetvli zero, zero, e16, mf4, ta, ma
vse16.v v8, (a0)
vsetvli zero, zero, e16, mf2, ta, ma
vse16.v v8, (a0)
vsetvli zero, zero, e16, m1, ta, ma
vse16.v v8, (a0)
vsetvli zero, zero, e16, m2, ta, ma
vse16.v v8, (a0)
vsetvli zero, zero, e16, m4, ta, ma
vse16.v v8, (a0)
vsetvli zero, zero, e16, m8, ta, ma
vse16.v v8, (a0)
vsetvli zero, zero, e32, mf2, ta, ma
vse32.v v8, (a0)
vsetvli zero, zero, e32, m1, ta, ma
vse32.v v8, (a0)
vsetvli zero, zero, e32, m2, ta, ma
vse32.v v8, (a0)
vsetvli zero, zero, e32, m4, ta, ma
vse32.v v8, (a0)
vsetvli zero, zero, e32, m8, ta, ma
vse32.v v8, (a0)
vsetvli zero, zero, e64, m1, ta, ma
vse64.v v8, (a0)
vsetvli zero, zero, e64, m2, ta, ma
vse64.v v8, (a0)
vsetvli zero, zero, e64, m4, ta, ma
vse64.v v8, (a0)
vsetvli zero, zero, e64, m8, ta, ma
vse64.v v8, (a0)
# Unit-stride mask load/store
vsetvli zero, zero, e8, mf8, ta, ma
vlm.v v8, (a0)
vsetvli zero, zero, e8, mf4, ta, ma
vlm.v v8, (a0)
vsetvli zero, zero, e8, mf2, ta, ma
vlm.v v8, (a0)
vsetvli zero, zero, e8, m1, ta, ma
vlm.v v8, (a0)
vsetvli zero, zero, e8, m2, ta, ma
vlm.v v8, (a0)
vsetvli zero, zero, e8, m4, ta, ma
vlm.v v8, (a0)
vsetvli zero, zero, e8, m8, ta, ma
vlm.v v8, (a0)
vsetvli zero, zero, e8, mf8, ta, ma
vsm.v v8, (a0)
vsetvli zero, zero, e8, mf4, ta, ma
vsm.v v8, (a0)
vsetvli zero, zero, e8, mf2, ta, ma
vsm.v v8, (a0)
vsetvli zero, zero, e8, m1, ta, ma
vsm.v v8, (a0)
vsetvli zero, zero, e8, m2, ta, ma
vsm.v v8, (a0)
vsetvli zero, zero, e8, m4, ta, ma
vsm.v v8, (a0)
vsetvli zero, zero, e8, m8, ta, ma
vsm.v v8, (a0)
# Fault-only-first
vsetvli zero, zero, e8, mf8, ta, ma
vle8ff.v v8, (a0)
vsetvli zero, zero, e8, mf4, ta, ma
vle8ff.v v8, (a0)
vsetvli zero, zero, e8, mf2, ta, ma
vle8ff.v v8, (a0)
vsetvli zero, zero, e8, m1, ta, ma
vle8ff.v v8, (a0)
vsetvli zero, zero, e8, m2, ta, ma
vle8ff.v v8, (a0)
vsetvli zero, zero, e8, m4, ta, ma
vle8ff.v v8, (a0)
vsetvli zero, zero, e8, m8, ta, ma
vle8ff.v v8, (a0)
vsetvli zero, zero, e16, mf4, ta, ma
vle16ff.v v8, (a0)
vsetvli zero, zero, e16, mf2, ta, ma
vle16ff.v v8, (a0)
vsetvli zero, zero, e16, m1, ta, ma
vle16ff.v v8, (a0)
vsetvli zero, zero, e16, m2, ta, ma
vle16ff.v v8, (a0)
vsetvli zero, zero, e16, m4, ta, ma
vle16ff.v v8, (a0)
vsetvli zero, zero, e16, m8, ta, ma
vle16ff.v v8, (a0)
vsetvli zero, zero, e32, mf2, ta, ma
vle32ff.v v8, (a0)
vsetvli zero, zero, e32, m1, ta, ma
vle32ff.v v8, (a0)
vsetvli zero, zero, e32, m2, ta, ma
vle32ff.v v8, (a0)
vsetvli zero, zero, e32, m4, ta, ma
vle32ff.v v8, (a0)
vsetvli zero, zero, e32, m8, ta, ma
vle32ff.v v8, (a0)
vsetvli zero, zero, e64, m1, ta, ma
vle64ff.v v8, (a0)
vsetvli zero, zero, e64, m2, ta, ma
vle64ff.v v8, (a0)
vsetvli zero, zero, e64, m4, ta, ma
vle64ff.v v8, (a0)
vsetvli zero, zero, e64, m8, ta, ma
vle64ff.v v8, (a0)
# CHECK: Resources:
# CHECK-NEXT: [0] - Andes45ALU:2
# CHECK-NEXT: [1] - Andes45CSR:1
# CHECK-NEXT: [2] - Andes45FDIV:1
# CHECK-NEXT: [3] - Andes45FMAC:1
# CHECK-NEXT: [4] - Andes45FMISC:1
# CHECK-NEXT: [5] - Andes45FMV:1
# CHECK-NEXT: [6] - Andes45LSU:1
# CHECK-NEXT: [7] - Andes45MDU:1
# CHECK-NEXT: [8] - Andes45VALU:1
# CHECK-NEXT: [9] - Andes45VDIV:1
# CHECK-NEXT: [10] - Andes45VFDIV:1
# CHECK-NEXT: [11] - Andes45VFMIS:1
# CHECK-NEXT: [12] - Andes45VLSU:1
# CHECK-NEXT: [13] - Andes45VMAC:1
# CHECK-NEXT: [14] - Andes45VMASK:1
# CHECK-NEXT: [15] - Andes45VPERMUT:1
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK-NEXT: [7]: Bypass Latency
# CHECK-NEXT: [8]: Resources (<Name> | <Name>[<ReleaseAtCycle>] | <Name>[<AcquireAtCycle>,<ReleaseAtCycle])
# CHECK-NEXT: [9]: LLVM Opcode Name
# CHECK: [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE8_V vle8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE8_V vle8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE8_V vle8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE8_V vle8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: 1 17 2.00 * 17 Andes45VLSU[2] VLE8_V vle8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: 1 17 4.00 * 17 Andes45VLSU[4] VLE8_V vle8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: 1 17 8.00 * 17 Andes45VLSU[8] VLE8_V vle8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, mf4, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE16_V vle16.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, mf2, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE16_V vle16.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m1, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE16_V vle16.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m2, ta, ma
# CHECK-NEXT: 1 17 2.00 * 17 Andes45VLSU[2] VLE16_V vle16.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m4, ta, ma
# CHECK-NEXT: 1 17 4.00 * 17 Andes45VLSU[4] VLE16_V vle16.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m8, ta, ma
# CHECK-NEXT: 1 17 8.00 * 17 Andes45VLSU[8] VLE16_V vle16.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, mf2, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE32_V vle32.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m1, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE32_V vle32.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m2, ta, ma
# CHECK-NEXT: 1 17 2.00 * 17 Andes45VLSU[2] VLE32_V vle32.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m4, ta, ma
# CHECK-NEXT: 1 17 4.00 * 17 Andes45VLSU[4] VLE32_V vle32.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m8, ta, ma
# CHECK-NEXT: 1 17 8.00 * 17 Andes45VLSU[8] VLE32_V vle32.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m1, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE64_V vle64.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m2, ta, ma
# CHECK-NEXT: 1 17 2.00 * 17 Andes45VLSU[2] VLE64_V vle64.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m4, ta, ma
# CHECK-NEXT: 1 17 4.00 * 17 Andes45VLSU[4] VLE64_V vle64.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m8, ta, ma
# CHECK-NEXT: 1 17 8.00 * 17 Andes45VLSU[8] VLE64_V vle64.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSE8_V vse8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSE8_V vse8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSE8_V vse8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSE8_V vse8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: 1 1 2.00 * 1 Andes45VLSU[2] VSE8_V vse8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: 1 1 4.00 * 1 Andes45VLSU[4] VSE8_V vse8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: 1 1 8.00 * 1 Andes45VLSU[8] VSE8_V vse8.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, mf4, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSE16_V vse16.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, mf2, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSE16_V vse16.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m1, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSE16_V vse16.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m2, ta, ma
# CHECK-NEXT: 1 1 2.00 * 1 Andes45VLSU[2] VSE16_V vse16.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m4, ta, ma
# CHECK-NEXT: 1 1 4.00 * 1 Andes45VLSU[4] VSE16_V vse16.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m8, ta, ma
# CHECK-NEXT: 1 1 8.00 * 1 Andes45VLSU[8] VSE16_V vse16.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, mf2, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSE32_V vse32.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m1, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSE32_V vse32.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m2, ta, ma
# CHECK-NEXT: 1 1 2.00 * 1 Andes45VLSU[2] VSE32_V vse32.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m4, ta, ma
# CHECK-NEXT: 1 1 4.00 * 1 Andes45VLSU[4] VSE32_V vse32.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m8, ta, ma
# CHECK-NEXT: 1 1 8.00 * 1 Andes45VLSU[8] VSE32_V vse32.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m1, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSE64_V vse64.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m2, ta, ma
# CHECK-NEXT: 1 1 2.00 * 1 Andes45VLSU[2] VSE64_V vse64.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m4, ta, ma
# CHECK-NEXT: 1 1 4.00 * 1 Andes45VLSU[4] VSE64_V vse64.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m8, ta, ma
# CHECK-NEXT: 1 1 8.00 * 1 Andes45VLSU[8] VSE64_V vse64.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLM_V vlm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLM_V vlm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLM_V vlm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLM_V vlm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLM_V vlm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLM_V vlm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLM_V vlm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSM_V vsm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSM_V vsm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSM_V vsm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSM_V vsm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSM_V vsm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSM_V vsm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: 1 1 1.00 * 1 Andes45VLSU VSM_V vsm.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE8FF_V vle8ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE8FF_V vle8ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE8FF_V vle8ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE8FF_V vle8ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: 1 17 2.00 * 17 Andes45VLSU[2] VLE8FF_V vle8ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: 1 17 4.00 * 17 Andes45VLSU[4] VLE8FF_V vle8ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: 1 17 8.00 * 17 Andes45VLSU[8] VLE8FF_V vle8ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, mf4, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE16FF_V vle16ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, mf2, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE16FF_V vle16ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m1, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE16FF_V vle16ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m2, ta, ma
# CHECK-NEXT: 1 17 2.00 * 17 Andes45VLSU[2] VLE16FF_V vle16ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m4, ta, ma
# CHECK-NEXT: 1 17 4.00 * 17 Andes45VLSU[4] VLE16FF_V vle16ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e16, m8, ta, ma
# CHECK-NEXT: 1 17 8.00 * 17 Andes45VLSU[8] VLE16FF_V vle16ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, mf2, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE32FF_V vle32ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m1, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE32FF_V vle32ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m2, ta, ma
# CHECK-NEXT: 1 17 2.00 * 17 Andes45VLSU[2] VLE32FF_V vle32ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m4, ta, ma
# CHECK-NEXT: 1 17 4.00 * 17 Andes45VLSU[4] VLE32FF_V vle32ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e32, m8, ta, ma
# CHECK-NEXT: 1 17 8.00 * 17 Andes45VLSU[8] VLE32FF_V vle32ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m1, ta, ma
# CHECK-NEXT: 1 17 1.00 * 17 Andes45VLSU VLE64FF_V vle64ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m2, ta, ma
# CHECK-NEXT: 1 17 2.00 * 17 Andes45VLSU[2] VLE64FF_V vle64ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m4, ta, ma
# CHECK-NEXT: 1 17 4.00 * 17 Andes45VLSU[4] VLE64FF_V vle64ff.v v8, (a0)
# CHECK-NEXT: 1 1 1.00 U 1 Andes45CSR VSETVLI vsetvli zero, zero, e64, m8, ta, ma
# CHECK-NEXT: 1 17 8.00 * 17 Andes45VLSU[8] VLE64FF_V vle64ff.v v8, (a0)
# CHECK: Resources:
# CHECK-NEXT: [0.0] - Andes45ALU
# CHECK-NEXT: [0.1] - Andes45ALU
# CHECK-NEXT: [1] - Andes45CSR
# CHECK-NEXT: [2] - Andes45FDIV
# CHECK-NEXT: [3] - Andes45FMAC
# CHECK-NEXT: [4] - Andes45FMISC
# CHECK-NEXT: [5] - Andes45FMV
# CHECK-NEXT: [6] - Andes45LSU
# CHECK-NEXT: [7] - Andes45MDU
# CHECK-NEXT: [8] - Andes45VALU
# CHECK-NEXT: [9] - Andes45VDIV
# CHECK-NEXT: [10] - Andes45VFDIV
# CHECK-NEXT: [11] - Andes45VFMIS
# CHECK-NEXT: [12] - Andes45VLSU
# CHECK-NEXT: [13] - Andes45VMAC
# CHECK-NEXT: [14] - Andes45VMASK
# CHECK-NEXT: [15] - Andes45VPERMUT
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0.0] [0.1] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15]
# CHECK-NEXT: - - 80.00 - - - - - - - - - - 212.00 - - -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0.0] [0.1] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] Instructions:
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 2.00 - - - vle8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 4.00 - - - vle8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vle8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, mf4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle16.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle16.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle16.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 2.00 - - - vle16.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 4.00 - - - vle16.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vle16.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle32.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle32.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 2.00 - - - vle32.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 4.00 - - - vle32.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vle32.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle64.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 2.00 - - - vle64.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 4.00 - - - vle64.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vle64.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vse8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vse8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vse8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vse8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 2.00 - - - vse8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 4.00 - - - vse8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vse8.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, mf4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vse16.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vse16.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vse16.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 2.00 - - - vse16.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 4.00 - - - vse16.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vse16.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vse32.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vse32.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 2.00 - - - vse32.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 4.00 - - - vse32.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vse32.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vse64.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 2.00 - - - vse64.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 4.00 - - - vse64.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vse64.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vlm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vlm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vlm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vlm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vlm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vlm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vlm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vsm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vsm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vsm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vsm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vsm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vsm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vsm.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle8ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle8ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle8ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle8ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 2.00 - - - vle8ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 4.00 - - - vle8ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e8, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vle8ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, mf4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle16ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle16ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle16ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 2.00 - - - vle16ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 4.00 - - - vle16ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e16, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vle16ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, mf2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle32ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle32ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 2.00 - - - vle32ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 4.00 - - - vle32ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e32, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vle32ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m1, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 1.00 - - - vle64ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m2, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 2.00 - - - vle64ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m4, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 4.00 - - - vle64ff.v v8, (a0)
# CHECK-NEXT: - - 1.00 - - - - - - - - - - - - - - vsetvli zero, zero, e64, m8, ta, ma
# CHECK-NEXT: - - - - - - - - - - - - - 8.00 - - - vle64ff.v v8, (a0)