derek.holloway
7502bf64a4
CodeQL / Analyze (actions) (push) Canceled after 0s
CodeQL / Analyze (python) (push) Canceled after 0s
pre-commit / pre-commit (push) Canceled after 0s
Multi-Arch CI / setup (push) Canceled after 0s
Publish build_manylinux_x86_64 images / publish_build_manylinux_x86_64 (push) Canceled after 0s
Setup (Multi-Arch) / setup (push) Canceled after 0s
Multi-Arch CI / Linux::${{ fromJSON(needs.setup.outputs.linux_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubi10 image / publish_no_rocm_image_ubi10 (push) Canceled after 0s
Multi-Arch CI / Windows::${{ fromJSON(needs.setup.outputs.windows_build_config || '{}').build_variant_label || 'skip' }} (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Multi-Arch CI / Manifest Diff (push) Canceled after 0s
TheRock Manifest Diff Report / Generate Manifest Diff Report (push) Canceled after 0s
Multi-Arch CI / CI Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_ocl_rt images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04_rocgdb images / publish_no_rocm_image_ubuntu24_04_rocgdb (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_ocl_rt (push) Canceled after 0s
Publish TheRock Docker image / build-and-push-image (push) Canceled after 0s
Unit Tests / Unit Tests :: ubuntu-24.04 (push) Canceled after 0s
Unit Tests / Unit Tests :: windows-2022 (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_media (push) Canceled after 0s
Unit Tests / Unit Tests Summary (push) Canceled after 0s
Publish no_rocm_image_ubuntu24_04 images / publish_no_rocm_image_ubuntu24_04_openmpi (push) Canceled after 0s
55 lines
1.9 KiB
TableGen
55 lines
1.9 KiB
TableGen
// RUN: llvm-tblgen -gen-subtarget -I %p/../../include %s 2>&1 | FileCheck %s
|
|
|
|
// Make sure that ReadAdvance entries are correctly processed.
|
|
// Not all ProcReadAdvance definitions implicitly inherit from SchedRead.
|
|
// Some ProcReadAdvances are subclasses of ReadAdvance.
|
|
|
|
include "llvm/Target/Target.td"
|
|
|
|
def MyTarget : Target;
|
|
|
|
let OutOperandList = (outs), InOperandList = (ins) in {
|
|
def Inst_A : Instruction;
|
|
def Inst_B : Instruction;
|
|
def Inst_C : Instruction;
|
|
|
|
}
|
|
|
|
let CompleteModel = 0 in {
|
|
def SchedModel_A: SchedMachineModel;
|
|
}
|
|
|
|
def Read_D : SchedRead;
|
|
|
|
// CHECK: extern const llvm::MCWriteLatencyEntry MyTargetWriteLatencyTable[] = {
|
|
// CHECK-NEXT: { 0, 0}, // Invalid
|
|
// CHECK-NEXT: { 1, 0}, // #1 Write_A_Write_C
|
|
// CHECK-NEXT: { 1, 2} // #2 Write_B
|
|
// CHECK-NEXT: }; // MyTargetWriteLatencyTable
|
|
|
|
// CHECK: extern const llvm::MCReadAdvanceEntry MyTargetReadAdvanceTable[] = {
|
|
// CHECK-NEXT: {0, 0, 0}, // Invalid
|
|
// CHECK-NEXT: {0, 2, 1} // #1
|
|
// CHECK-NEXT: }; // MyTargetReadAdvanceTable
|
|
|
|
// CHECK: static const llvm::MCSchedClassDesc SchedModel_ASchedClasses[] = {
|
|
// CHECK-NEXT: {DBGFIELD(1) 8191, false, false, false, 0, 0, 0, 0, 0, 0},
|
|
// CHECK-NEXT: {DBGFIELD(/*Inst_A*/ {{[0-9]+}}) 1, false, false, false, 0, 0, 1, 1, 0, 0}, // #1
|
|
// CHECK-NEXT: {DBGFIELD(/*Inst_B*/ {{[0-9]+}}) 1, false, false, false, 0, 0, 2, 1, 0, 0}, // #2
|
|
// CHECK-NEXT: {DBGFIELD(/*Inst_C*/ {{[0-9]+}}) 1, false, false, false, 0, 0, 1, 1, 1, 1}, // #3
|
|
// CHECK-NEXT: }; // SchedModel_ASchedClasses
|
|
|
|
let SchedModel = SchedModel_A in {
|
|
def Write_A : SchedWriteRes<[]>;
|
|
def Write_B : SchedWriteRes<[]>;
|
|
def Write_C : SchedWriteRes<[]>;
|
|
|
|
def : InstRW<[Write_A], (instrs Inst_A)>;
|
|
def : InstRW<[Write_B], (instrs Inst_B)>;
|
|
def : InstRW<[Write_C, Read_D], (instrs Inst_C)>;
|
|
|
|
def : ReadAdvance<Read_D, 1, [Write_B]>;
|
|
}
|
|
|
|
def ProcessorA: ProcessorModel<"ProcessorA", SchedModel_A, []>;
|